CN108428666B - 柔性tft背板的制作方法及柔性tft背板 - Google Patents

柔性tft背板的制作方法及柔性tft背板 Download PDF

Info

Publication number
CN108428666B
CN108428666B CN201810274328.0A CN201810274328A CN108428666B CN 108428666 B CN108428666 B CN 108428666B CN 201810274328 A CN201810274328 A CN 201810274328A CN 108428666 B CN108428666 B CN 108428666B
Authority
CN
China
Prior art keywords
film
layer
flexible
insulating layer
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810274328.0A
Other languages
English (en)
Other versions
CN108428666A (zh
Inventor
刘方梅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority to CN201810274328.0A priority Critical patent/CN108428666B/zh
Publication of CN108428666A publication Critical patent/CN108428666A/zh
Priority to PCT/CN2018/104485 priority patent/WO2019184254A1/zh
Priority to US16/090,191 priority patent/US10665721B1/en
Application granted granted Critical
Publication of CN108428666B publication Critical patent/CN108428666B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/1292Multistep manufacturing methods using liquid deposition, e.g. printing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66969Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78603Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/124Insulating layers formed between TFT elements and OLED elements
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K71/00Manufacture or treatment specially adapted for the organic devices covered by this subclass
    • H10K71/80Manufacture or treatment specially adapted for the organic devices covered by this subclass using temporary substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K77/00Constructional details of devices covered by this subclass and not covered by groups H10K10/80, H10K30/80, H10K50/80 or H10K59/80
    • H10K77/10Substrates, e.g. flexible substrates
    • H10K77/111Flexible substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K85/00Organic materials used in the body or electrodes of devices covered by this subclass
    • H10K85/20Carbon compounds, e.g. carbon nanotubes or fullerenes
    • H10K85/221Carbon nanotubes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
    • H10K10/40Organic transistors
    • H10K10/46Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462Insulated gate field-effect transistors [IGFETs]
    • H10K10/484Insulated gate field-effect transistors [IGFETs] characterised by the channel regions
    • H10K10/488Insulated gate field-effect transistors [IGFETs] characterised by the channel regions the channel region comprising a layer of composite material having interpenetrating or embedded materials, e.g. a mixture of donor and acceptor moieties, that form a bulk heterojunction
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/121Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
    • H10K59/1213Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/549Organic PV cells
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Nanotechnology (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明提供一种柔性TFT背板的制作方法及柔性TFT背板。该柔性TFT背板的制作方法采用碳纳米管与金属氧化物的混合溶液来制备TFT(T)的有源层(61),制程温度较低,不会对柔性衬底(2)造成损害,因此所述柔性衬底(2)的材料不受限制,并且可以减少真空设备的使用,降低生产成本;碳纳米管的导电性优良,其与金属氧化物混合作为TFT的有源层(61)能够显著提高电子迁移率;另外,该柔性TFT背板的制作方法所制作出的缓冲层(3)与柔性衬底(2)接触的最下层为氮化硅薄膜(31),能够使缓冲层(3)与柔性衬底(2)之间的黏附性好,缓冲层(3)的最上层为氧化铝薄膜(33),能够使缓冲层(3)具备较好的防水汽能力。

Description

柔性TFT背板的制作方法及柔性TFT背板
技术领域
本发明涉及显示技术领域,尤其涉及一种柔性TFT背板的制作方法及柔性TFT背板。
背景技术
在显示技术领域,液晶显示器(Liquid Crystal Display,LCD)与有机发光二极管显示器(Organic Light Emitting Diode,OLED)等平板显示技术已经逐步取代CRT显示器。其中,OLED显示器具有自发光、驱动电压低、发光效率高、响应时间短、清晰度与对比度高、近180°视角、使用温度范围宽,可实现柔性显示与大面积全色显示等诸多优点,被业界公认为是最有发展潜力的显示装置。
现有的柔性OLED显示器一般包括柔性TFT(Thin Film Transistor ArraySubstrate,薄膜晶体管)背板以及设于柔性TFT背板上的OLED器件。所述柔性TFT背板用于对OLED器件进行驱动;所述OLED器件包括阳极、设于阳极上的空穴注入层、设于空穴注入层上的空穴传输层、设于空穴传输层上的发光层、设于发光层上的电子传输层、设于电子传输层上的电子注入层及设于电子注入层上的阴极。OLED器件的发光原理为:在一定电压驱动下,电子和空穴分别从阴极和阳极注入到电子传输层和空穴传输层,电子和空穴分别经过电子传输层和空穴传输层迁移到发光层,并在发光层中相遇,形成激子并使发光分子激发,后者经过辐射弛豫而发出可见光。
在现有的技术条件下,制作柔性TFT背板所使用的柔性衬底所能够耐受的温度一般比较低,常规的在柔性衬底上制备TFT的方法会受到温度的限制,以防止对柔性衬底造成损害。
另外,常规的在柔性衬底上制备TFT的方法所制备出的TFT的电子迁移率较低。
发明内容
本发明的目的在于提供一种柔性TFT背板的制作方法,一方面制程温度低,对柔性衬底材料没有限制,另一方面能够提高TFT有源层的电子迁移率。
本发明的另一目的在于提供一种柔性TFT背板,其内TFT有源层的电子迁移率高,强度和柔韧性好。
为实现上述目的,本发明首先提供一种柔性TFT背板的制作方法,包括以下步骤:
步骤S1、提供玻璃基板,对所述玻璃基板进行清洗和预烘烤;
步骤S2、在所述玻璃基板上涂布柔性衬底;
步骤S3、先在所述柔性衬底上反复沉积氮化硅薄膜与层叠在所述氮化硅薄膜上的氧化硅薄膜数次,再沉积氧化铝薄膜,形成缓冲层;
步骤S4、在所述缓冲层上沉积第一金属薄膜并对所述第一金属薄膜进行图案化处理,形成栅极;
步骤S5、在所述栅极与缓冲层上沉积栅极绝缘层;
步骤S6、配置碳纳米管与金属氧化物的混合溶液,然后在所述栅极绝缘层上涂布所述碳纳米管与金属氧化物的混合溶液并进行烘干,获得碳纳米管与金属氧化物混合的薄膜;
步骤S7、对所述碳纳米管与金属氧化物混合的薄膜进行图案化处理,形成位于所述栅极上方的有源层;
步骤S8、在所述有源层与栅极绝缘层上沉积层间绝缘层,并对所述层间绝缘层进行图案化处理,形成贯穿所述层间绝缘层的第一过孔与第二过孔,所述第一过孔与第二过孔分别暴露出所述有源层的两端;
步骤S9、在所述层间绝缘层上沉积第二金属薄膜并对所述第二金属薄膜进行图案化处理,形成源极与漏极,所述源极与漏极分别经由所述第一过孔与第二过孔接触所述有源层的两端;
所述栅极、有源层、源极与漏极构成TFT。
所述柔性TFT背板的制作方法还包括:
步骤S10、在所述层间绝缘层、源极与漏极上沉积钝化层,并对所述钝化层进行图案化处理,形成贯穿所述钝化层的第三过孔,所述第三过孔暴露出所述漏极;
步骤S11、去除所述玻璃基板。
所述柔性衬底为黄色的聚酰亚胺薄膜或透明的聚酰亚胺薄膜。
所述步骤S3反复沉积氮化硅薄膜与层叠在所述氮化硅薄膜上的氧化硅薄膜的次数为2次~3次,所述氮化硅薄膜与氧化硅薄膜的叠层厚度为
Figure BDA0001613299590000031
Figure BDA0001613299590000032
所述步骤S3采用原子层沉积工艺沉积氧化铝薄膜,所述氧化铝薄膜的厚度为
Figure BDA0001613299590000033
所述金属氧化物为氧化锌;所述步骤S6中配置碳纳米管与氧化锌的混合溶液时,碳纳米管与氧化锌的重量之比为5:100~20:100。
所述步骤S6中配置碳纳米管与氧化锌的混合溶液时所使用的溶剂为聚乙二醇。
所述栅极绝缘层的材料为氧化硅,厚度为
Figure BDA0001613299590000034
所述层间绝缘层的材料为氧化硅,厚度为
Figure BDA0001613299590000035
所述钝化层的材料为氧化硅或氮化硅,厚度为
Figure BDA0001613299590000036
所述第一金属薄膜与第二金属薄膜的材料均为钼、铝、铜、钛中的一种或多种的层叠组合,厚度均为
Figure BDA0001613299590000037
本发明还提供一种柔性TFT背板,包括:
柔性衬底;
覆盖所述柔性衬底的缓冲层;所述缓冲层自下至上包括数层相互层叠的氮化硅薄膜与氧化硅薄膜及位于最上层的氧化铝薄膜;
设于所述缓冲层上的栅极;
覆盖所述栅极与缓冲层的栅极绝缘层;
于所述栅极上方设在所述栅极绝缘层上的有源层;所述有源层的材料为碳纳米管与金属氧化物混合的薄膜;
覆盖所述有源层与栅极绝缘层的层间绝缘层;所述层间绝缘层具有第一过孔与第二过孔,所述第一过孔与第二过孔分别暴露出所述有源层的两端;
以及设在所述层间绝缘层上的源极与漏极;所述源极与漏极分别经由所述第一过孔与第二过孔接触所述有源层的两端;
所述栅极、有源层、源极与漏极构成TFT。
所述柔性TFT背板还包括覆盖所述层间绝缘层、源极与漏极的钝化层;所述钝化层具有第三过孔,所述第三过孔暴露出所述漏极。
本发明的有益效果:本发明提供的一种柔性TFT背板的制作方法,采用碳纳米管与金属氧化物的混合溶液来制备TFT的有源层,制程温度较低,不会对柔性衬底造成损害,因此所述柔性衬底的材料不受限制,并且可以减少真空设备的使用,降低生产成本;碳纳米管的导电性优良,其与金属氧化物混合作为TFT的有源层能够显著提高电子迁移率;另外,本发明所提供的柔性TFT背板的制作方法所制作出的缓冲层与柔性衬底接触的最下层为氮化硅薄膜,能够使缓冲层与柔性衬底之间的黏附性好,缓冲层的最上层为氧化铝薄膜,能够使所述缓冲层具备较好的防水汽能力。本发明提供的一种柔性TFT背板,以碳纳米管与金属氧化物混合的薄膜作为TFT的有源层,能够显著提高电子迁移率,并且碳纳米管使得TFT有源层具有良好的强度和柔韧性,更适于制作柔性显示设备;此外,将缓冲层与柔性衬底接触的最下层设置为氮化硅薄膜,能够使缓冲层与柔性衬底之间的黏附性好,缓冲层的最上层设置为氧化铝薄膜,能够使所述缓冲层具备较好的防水汽能力。
附图说明
为了能更进一步了解本发明的特征以及技术内容,请参阅以下有关本发明的详细说明与附图,然而附图仅提供参考与说明用,并非用来对本发明加以限制。
附图中,
图1为本发明的柔性TFT背板的制作方法的流程图;
图2为本发明的柔性TFT背板的制作方法的步骤S1的示意图;
图3为本发明的柔性TFT背板的制作方法的步骤S2的示意图;
图4为本发明的柔性TFT背板的制作方法的步骤S3的示意图;
图5为本发明的柔性TFT背板的制作方法的步骤S4的示意图;
图6为本发明的柔性TFT背板的制作方法的步骤S5的示意图;
图7为本发明的柔性TFT背板的制作方法的步骤S6的示意图;
图8为本发明的柔性TFT背板的制作方法的步骤S7的示意图;
图9为本发明的柔性TFT背板的制作方法的步骤S8的示意图;
图10为本发明的柔性TFT背板的制作方法的步骤S9的示意图;
图11为本发明的柔性TFT背板的制作方法的步骤S10的示意图;
图12为本发明的柔性TFT背板的制作方法的步骤S11的示意图暨本发明的柔性TFT背板的结构示意图。
具体实施方式
为更进一步阐述本发明所采取的技术手段及其效果,以下结合本发明的优选实施例及其附图进行详细描述。
请参阅图1,本发明首先提供一种柔性TFT背板的制作方法,包括如下步骤:
步骤S1、如图2所示,提供玻璃基板1,对所述玻璃基板1进行清洗和预烘烤。
步骤S2、如图3所示,在所述玻璃基板1上涂布柔性衬底2。
具体地,该步骤S2所涂布的柔性衬底2为黄色的聚酰亚胺(Polyimide,PI)薄膜或透明的PI薄膜。黄色的PI薄膜可耐受的温度高于透明的PI薄膜可耐受的温度。
步骤S3、如图4所示,先在所述柔性衬底2上反复沉积氮化硅(SiNx)薄膜31与层叠在所述氮化硅薄膜31上的氧化硅(SiOx)薄膜32数次,再采用原子层沉积工艺(AtomicLayer Deposition,ALD)沉积氧化铝(Al2O3)薄膜33,形成缓冲层3。
具体地,该步骤S3反复沉积氮化硅薄膜31与层叠在所述氮化硅薄膜31上的氧化硅薄膜32的次数优选为2次~3次,以增加所述缓冲层3的防水性能,最终所述氮化硅薄膜31与氧化硅薄膜32的叠层厚度为
Figure BDA0001613299590000051
Figure BDA0001613299590000052
由于所述缓冲层3与柔性衬底2接触的最下层为氮化硅薄膜31,氮化硅薄膜31的附着性强,不易剥落,能够使得所述缓冲层3与柔性衬底2之间具有良好的黏附性。
所述氧化铝薄膜33的厚度为
Figure BDA0001613299590000061
由于所述氧化铝薄膜33的质地致密,覆盖缺陷的能力很强,阻挡水汽的效果显著,能够使所述缓冲层3具备较好的防水汽能力。
步骤S4、如图5所示,在所述缓冲层3上沉积第一金属薄膜并通过黄光、蚀刻制程对所述第一金属薄膜进行图案化处理,形成栅极4。
具体地,所述第一金属薄膜的材料可以是钼(Mo)、铝(Al)、铜(Cu)、钛(Ti)中的一种或多种的层叠组合,厚度为
Figure BDA0001613299590000062
步骤S5、如图6所示,在所述栅极4与缓冲层3上沉积栅极绝缘层5。
具体地,所述栅极绝缘层5的材料为氧化硅,厚度为
Figure BDA0001613299590000063
步骤S6、先配置碳纳米管(Carbon Nanotube,CNT)与金属氧化物的混合溶液,然后如图7所示在所述栅极绝缘层5上涂布所述碳纳米管与金属氧化物的混合溶液并进行烘干,获得碳纳米管与金属氧化物混合的薄膜6。
具体地:
所述金属氧化物优选为氧化锌(ZnO);
该步骤S6配置碳纳米管与氧化锌的混合溶液时,使用聚乙二醇为溶剂,作为溶质的碳纳米管与氧化锌的重量之比为5:100~20:100;
对涂布在所述栅极绝缘层5上的碳纳米管与金属氧化物的混合溶液进行烘干时,烘干的温度可低于200℃,不会对所述柔性衬底2造成损害,因此所述柔性衬底2的材料不受限制。
步骤S7、如图8所示,通过黄光、蚀刻制程对所述碳纳米管与金属氧化物混合的薄膜6进行图案化处理,形成位于所述栅极4上方的有源层61。
由于碳纳米管的导电性优良,其与金属氧化物混合作为有源层61能够显著提高电子迁移率,并且碳纳米管使得所述有源层61具有良好的强度和柔韧性。
所述步骤S6与步骤S7即采用溶液法制备出了所述有源层61,相比现有的制备有源层的常规方式可以减少真空设备的使用,降低生产成本。
步骤S8、如图9所示,在所述有源层61与栅极绝缘层5上沉积层间绝缘层7,并通过黄光、蚀刻制程对所述层间绝缘层7进行图案化处理,形成贯穿所述层间绝缘层7的第一过孔71与第二过孔72,所述第一过孔71与第二过孔72分别暴露出所述有源层61的两端。
具体地,所述层间绝缘层7的材料为氧化硅,厚度为
Figure BDA0001613299590000071
步骤S9、如图10所示,在所述层间绝缘层7上沉积第二金属薄膜并通过黄光、蚀刻制程对所述第二金属薄膜进行图案化处理,形成源极81与漏极82,所述源极81与漏极82分别经由所述第一过孔71与第二过孔72接触所述有源层61的两端。
完成该步骤S9后,所述栅极4、有源层61、源极81与漏极82构成TFT T。
具体地,所述第二金属薄膜的材料可以是钼、铝、铜、钛中的一种或多种的层叠组合,厚度为
Figure BDA0001613299590000072
步骤S10、如图11所示,在所述层间绝缘层7、源极81与漏极82上沉积钝化层9,并通过黄光、蚀刻制程对所述钝化层9进行图案化处理,形成贯穿所述钝化层9的第三过孔91,所述第三过孔91暴露出所述漏极82。
具体地,所述钝化层9的材料为氧化硅或氮化硅,厚度为
Figure BDA0001613299590000073
Figure BDA0001613299590000074
所述第三过孔91用于为后续要制作的OLED器件连接所述漏极82提供路径。
步骤S11、如图12所示,去除所述玻璃基板1。
至此完成柔性TFT背板的制作。
本发明的柔性TFT背板的制作方法,采用碳纳米管与金属氧化物的混合溶液来制备TFT T的有源层61,制程温度较低,不会对柔性衬底2造成损害,因此所述柔性衬底2的材料不受限制,并且可以减少真空设备的使用,降低生产成本;碳纳米管的导电性优良,其与金属氧化物混合作为TFT T的有源层61能够显著提高电子迁移率;另外,缓冲层3与柔性衬底2接触的最下层为氮化硅薄膜31,能够使缓冲层3与柔性衬底2之间的黏附性好,缓冲层3的最上层为氧化铝薄膜33,能够使所述缓冲层3具备较好的防水汽能力。
请参阅图12,本发明还提供一种经上述柔性TFT背板的制作方法所制作出的柔性TFT背板,包括:
柔性衬底2;
覆盖所述柔性衬底2的缓冲层3;所述缓冲层3自下至上包括数层相互层叠的氮化硅薄膜31与氧化硅薄膜32及位于最上层的氧化铝薄膜33;
设于所述缓冲层3上的栅极4;
覆盖所述栅极4与缓冲层3的栅极绝缘层5;
于所述栅极4上方设在所述栅极绝缘层5上的有源层61;所述有源层61的材料为碳纳米管与金属氧化物混合的薄膜;
覆盖所述有源层61与栅极绝缘层5的层间绝缘层7;所述层间绝缘层7具有第一过孔71与第二过孔72,所述第一过孔71与第二过孔72分别暴露出所述有源层61的两端;
设在所述层间绝缘层7上的源极81与漏极82;所述源极81与漏极82分别经由所述第一过孔71与第二过孔72接触所述有源层61的两端;
以及覆盖所述层间绝缘层7、源极81与漏极82的钝化层9;所述钝化层9具有第三过孔91,所述第三过孔91暴露出所述漏极82;
所述栅极4、有源层61、源极81与漏极82构成TFT T。
具体地:
所述柔性衬底2为黄色的PI薄膜或透明的PI薄膜;
在所述缓冲层3中:所述氮化硅薄膜31与氧化硅薄膜32的叠层厚度为
Figure BDA0001613299590000081
由于所述缓冲层3与柔性衬底2接触的最下层为氮化硅薄膜31,氮化硅薄膜31的附着性强,不易剥落,能够使得所述缓冲层3与柔性衬底2之间具有良好的黏附性;所述氧化铝薄膜33的厚度为
Figure BDA0001613299590000082
Figure BDA0001613299590000083
由于所述氧化铝薄膜33的质地致密,覆盖缺陷的能力很强,阻挡水汽的效果显著,能够使所述缓冲层3具备较好的防水汽能力;
所述栅极4的材料可以是钼、铝、铜、钛中的一种或多种的层叠组合,厚度为
Figure BDA0001613299590000084
所述栅极绝缘层5的材料为氧化硅,厚度为
Figure BDA0001613299590000085
所述有源层61的材料优选为碳纳米管与氧化锌混合的薄膜,碳纳米管与氧化锌的重量百分比为5%~20%;由于碳纳米管的导电性优良,其与氧化锌混合作为TFT T的有源层61能够显著提高电子迁移率,并且碳纳米管使得所述有源层61具有良好的强度和柔韧性,从而使得TFT背板的柔性更佳,更适于制作柔性显示设备;
所述层间绝缘层7的材料为氧化硅,厚度为
Figure BDA0001613299590000086
所述源极81与漏极82的材料可以是钼、铝、铜、钛中的一种或多种的层叠组合,厚度为
Figure BDA0001613299590000091
所述钝化层9的材料为氧化硅或氮化硅,厚度为
Figure BDA0001613299590000092
本发明的柔性TFT背板,以碳纳米管与金属氧化物混合的薄膜作为TFT T的有源层,能够显著提高电子迁移率,并且碳纳米管使得TFT T的有源层61具有良好的强度和柔韧性,更适于制作柔性显示设备;此外,将缓冲层3与柔性衬底2接触的最下层设置为氮化硅薄膜31,能够使缓冲层3与柔性衬底2之间的黏附性好,缓冲层3的最上层设置为氧化铝薄膜33,能够使所述缓冲层3具备较好的防水汽能力。
综上所述,本发明的柔性TFT背板的制作方法,采用碳纳米管与金属氧化物的混合溶液来制备TFT的有源层,制程温度较低,不会对柔性衬底造成损害,因此所述柔性衬底的材料不受限制,并且可以减少真空设备的使用,降低生产成本;碳纳米管的导电性优良,其与金属氧化物混合作为TFT的有源层能够显著提高电子迁移率;另外,本发明的柔性TFT背板的制作方法所制作出的缓冲层与柔性衬底接触的最下层为氮化硅薄膜,能够使缓冲层与柔性衬底之间的黏附性好,缓冲层的最上层为氧化铝薄膜,能够使所述缓冲层具备较好的防水汽能力。本发明提供的一种柔性TFT背板,以碳纳米管与金属氧化物混合的薄膜作为TFT的有源层,能够显著提高电子迁移率,并且碳纳米管使得TFT有源层具有良好的强度和柔韧性,更适于制作柔性显示设备;此外,将缓冲层与柔性衬底接触的最下层设置为氮化硅薄膜,能够使缓冲层与柔性衬底之间的黏附性好,缓冲层的最上层设置为氧化铝薄膜,能够使所述缓冲层具备较好的防水汽能力。
以上所述,对于本领域的普通技术人员来说,可以根据本发明的技术方案和技术构思作出其他各种相应的改变和变形,而所有这些改变和变形都应属于本发明的权利要求的保护范围。

Claims (8)

1.一种柔性TFT背板的制作方法,其特征在于,包括以下步骤:
步骤S1、提供玻璃基板(1),对所述玻璃基板(1)进行清洗和预烘烤;
步骤S2、在所述玻璃基板(1)上涂布柔性衬底(2);
步骤S3、先在所述柔性衬底(2)上反复沉积氮化硅薄膜(31)与层叠在所述氮化硅薄膜(31)上的氧化硅薄膜(32)数次,再沉积氧化铝薄膜(33),形成缓冲层(3);
步骤S4、在所述缓冲层(3)上沉积第一金属薄膜并对所述第一金属薄膜进行图案化处理,形成栅极(4);
步骤S5、在所述栅极(4)与缓冲层(3)上沉积栅极绝缘层(5);
步骤S6、配置碳纳米管与金属氧化物的混合溶液,然后在所述栅极绝缘层(5)上涂布所述碳纳米管与金属氧化物的混合溶液并进行烘干,获得碳纳米管与金属氧化物混合的薄膜(6);
步骤S7、对所述碳纳米管与金属氧化物混合的薄膜(6)进行图案化处理,形成位于所述栅极(4)上方的有源层(61);
步骤S8、在所述有源层(61)与栅极绝缘层(5)上沉积层间绝缘层(7),并对所述层间绝缘层(7)进行图案化处理,形成贯穿所述层间绝缘层(7)的第一过孔(71)与第二过孔(72),所述第一过孔(71)与第二过孔(72)分别暴露出所述有源层(61)的两端;
步骤S9、在所述层间绝缘层(7)上沉积第二金属薄膜并对所述第二金属薄膜进行图案化处理,形成源极(81)与漏极(82),所述源极(81)与漏极(82)分别经由所述第一过孔(71)与第二过孔(72)接触所述有源层(61)的两端;
所述栅极(4)、有源层(61)、源极(81)与漏极(82)构成TFT(T);
所述步骤S6中对涂布在所述栅极绝缘层(5)上的所述碳纳米管与金属氧化物的混合溶液进行烘干时,烘干的温度低于200℃。
2.如权利要求1所述的柔性TFT背板的制作方法,其特征在于,还包括:
步骤S10、在所述层间绝缘层(7)、源极(81)与漏极(82)上沉积钝化层(9),并对所述钝化层(9)进行图案化处理,形成贯穿所述钝化层(9)的第三过孔(91),所述第三过孔(91)暴露出所述漏极(82);
步骤S11、去除所述玻璃基板(1)。
3.如权利要求1所述的柔性TFT背板的制作方法,其特征在于,所述柔性衬底(2)为黄色的聚酰亚胺薄膜或透明的聚酰亚胺薄膜。
4.如权利要求1所述的柔性TFT背板的制作方法,其特征在于,所述步骤S3反复沉积氮化硅薄膜(31)与层叠在所述氮化硅薄膜(31)上的氧化硅薄膜(32)的次数为2次~3次,所述氮化硅薄膜(31)与氧化硅薄膜(32)的叠层厚度为
Figure FDA0002498836460000021
5.如权利要求1所述的柔性TFT背板的制作方法,其特征在于,所述步骤S3采用原子层沉积工艺沉积氧化铝薄膜(33),所述氧化铝薄膜(33)的厚度为
Figure FDA0002498836460000022
6.如权利要求1所述的柔性TFT背板的制作方法,其特征在于,所述金属氧化物为氧化锌;所述步骤S6中配置碳纳米管与氧化锌的混合溶液时,碳纳米管与氧化锌的重量之比为5:100~20:100。
7.如权利要求6所述的柔性TFT背板的制作方法,其特征在于,所述步骤S6中配置碳纳米管与氧化锌的混合溶液时所使用的溶剂为聚乙二醇。
8.如权利要求2所述的柔性TFT背板的制作方法,其特征在于,所述栅极绝缘层(5)的材料为氧化硅,厚度为
Figure FDA0002498836460000023
所述层间绝缘层(7)的材料为氧化硅,厚度为
Figure FDA0002498836460000024
所述钝化层(9)的材料为氧化硅或氮化硅,厚度为
Figure FDA0002498836460000025
所述第一金属薄膜与第二金属薄膜的材料均为钼、铝、铜、钛中的一种或多种的层叠组合,厚度均为
Figure FDA0002498836460000026
CN201810274328.0A 2018-03-29 2018-03-29 柔性tft背板的制作方法及柔性tft背板 Active CN108428666B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201810274328.0A CN108428666B (zh) 2018-03-29 2018-03-29 柔性tft背板的制作方法及柔性tft背板
PCT/CN2018/104485 WO2019184254A1 (zh) 2018-03-29 2018-09-07 柔性tft背板的制作方法及柔性tft背板
US16/090,191 US10665721B1 (en) 2018-03-29 2018-09-07 Manufacturing method of flexible TFT backplane and flexible TFT backplane

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810274328.0A CN108428666B (zh) 2018-03-29 2018-03-29 柔性tft背板的制作方法及柔性tft背板

Publications (2)

Publication Number Publication Date
CN108428666A CN108428666A (zh) 2018-08-21
CN108428666B true CN108428666B (zh) 2020-07-28

Family

ID=63160090

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810274328.0A Active CN108428666B (zh) 2018-03-29 2018-03-29 柔性tft背板的制作方法及柔性tft背板

Country Status (3)

Country Link
US (1) US10665721B1 (zh)
CN (1) CN108428666B (zh)
WO (1) WO2019184254A1 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10658470B2 (en) * 2017-11-14 2020-05-19 Taiwan Semiconductor Manufacturing Co., Ltd. Device with doped phosphorene and method for doping phosphorene
CN108428666B (zh) 2018-03-29 2020-07-28 深圳市华星光电半导体显示技术有限公司 柔性tft背板的制作方法及柔性tft背板
CN110265407A (zh) * 2019-06-12 2019-09-20 武汉华星光电技术有限公司 阵列基板、显示面板及阵列基板的制作方法
CN110459547A (zh) * 2019-06-24 2019-11-15 福建华佳彩有限公司 一种面板显示器及其制备方法
CN112599533A (zh) * 2020-12-04 2021-04-02 福建华佳彩有限公司 一种透明显示面板结构及其制备方法
CN113138490A (zh) * 2021-04-23 2021-07-20 武汉华星光电技术有限公司 反射式显示面板
CN113471256B (zh) * 2021-06-16 2023-04-18 武汉华星光电技术有限公司 显示面板及显示面板的制备方法
CN113662292A (zh) * 2021-07-06 2021-11-19 上海海关工业品与原材料检测技术中心 一种可水洗的电致发光服装

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103500756A (zh) * 2013-10-22 2014-01-08 深圳市华星光电技术有限公司 有机电致发光器件及其制作方法
CN107195782A (zh) * 2017-05-18 2017-09-22 深圳市华星光电技术有限公司 薄膜晶体管制作方法、阵列基板制作方法及显示装置
CN107482064A (zh) * 2017-08-28 2017-12-15 武汉华星光电半导体显示技术有限公司 薄膜晶体管及其制作方法以及阵列基板

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8872154B2 (en) * 2009-04-06 2014-10-28 Purdue Research Foundation Field effect transistor fabrication from carbon nanotubes
CN102842602B (zh) * 2012-09-28 2014-11-05 武汉大学 非晶氧化锌镁/碳纳米管复合薄膜晶体管及其制备方法
KR102127781B1 (ko) * 2013-11-29 2020-06-30 엘지디스플레이 주식회사 박막 트랜지스터 어레이 기판 및 그 제조 방법
CN104051652B (zh) * 2014-06-19 2016-08-24 上海和辉光电有限公司 一种柔性薄膜晶体管
US10818856B2 (en) * 2017-05-18 2020-10-27 Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. Method for fabricating thin film transistor, method for fabricating array substrate, and a display apparatus
US10418490B2 (en) * 2017-07-04 2019-09-17 Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd Field effect transistor and manufacturing method thereof
CN108428666B (zh) * 2018-03-29 2020-07-28 深圳市华星光电半导体显示技术有限公司 柔性tft背板的制作方法及柔性tft背板

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103500756A (zh) * 2013-10-22 2014-01-08 深圳市华星光电技术有限公司 有机电致发光器件及其制作方法
CN107195782A (zh) * 2017-05-18 2017-09-22 深圳市华星光电技术有限公司 薄膜晶体管制作方法、阵列基板制作方法及显示装置
CN107482064A (zh) * 2017-08-28 2017-12-15 武汉华星光电半导体显示技术有限公司 薄膜晶体管及其制作方法以及阵列基板

Also Published As

Publication number Publication date
CN108428666A (zh) 2018-08-21
US10665721B1 (en) 2020-05-26
US20200168741A1 (en) 2020-05-28
WO2019184254A1 (zh) 2019-10-03

Similar Documents

Publication Publication Date Title
CN108428666B (zh) 柔性tft背板的制作方法及柔性tft背板
CN108493195B (zh) 柔性tft背板的制作方法及柔性tft背板
TWI554988B (zh) 用於製造可撓性顯示器之方法
TWI387104B (zh) 發光設備及其製造方法
KR101891841B1 (ko) 박막 트랜지스터 및 그의 제조 방법, 박막 트랜지스터를 구비하는 화상 표시 장치
JP5606787B2 (ja) 薄膜トランジスタの製造方法、並びに、薄膜トランジスタ、イメージセンサー、x線センサー及びx線デジタル撮影装置
TWI496123B (zh) 用於可撓性顯示裝置之基板部分、製造該基板部分之方法及製造該顯示裝置之方法
CN104934437B (zh) 薄膜晶体管元件基板及其制造方法、和有机el显示装置
JP2011238597A (ja) 有機発光ディスプレイ装置及びその製造方法
WO2004060025A1 (ja) 表示装置の製造方法
JP2010225293A (ja) 機能性素子及び表示装置
JP2014107453A (ja) 酸化物半導体素子、酸化物半導体素子の製造方法、表示装置及びイメージセンサ
US11659731B2 (en) Integrated light-emitting device and fabricating method thereof
CN109378409B (zh) 一种电致发光器件及其制造方法
JP7392701B2 (ja) 薄膜トランジスタ
KR20090016993A (ko) 박막 트랜지스터 및 그 제조방법, 이를 포함하는 표시장치
JP2011049297A (ja) 薄膜トランジスタの製造方法
JP2022141883A (ja) 薄膜トランジスタ、および、薄膜トランジスタの製造方法
JP5604938B2 (ja) 薄膜トランジスタ及びその製造方法
WO2023087347A1 (zh) 显示面板及其制作方法
KR20080102665A (ko) 박막 트랜지스터 및 이를 포함하는 표시장치
WO2018176600A1 (zh) Oled面板的制作方法及oled面板
JP2008210653A (ja) 有機el素子
JP2022178162A (ja) 薄膜トランジスタ、薄膜トランジスタアレイ、それを用いた画面表示装置および面状センサ
WO2018184280A1 (zh) 互补型tft器件的制作方法及oled显示面板的制作方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant