CN106057639B - 用于涂覆基板的方法 - Google Patents
用于涂覆基板的方法 Download PDFInfo
- Publication number
- CN106057639B CN106057639B CN201610217798.4A CN201610217798A CN106057639B CN 106057639 B CN106057639 B CN 106057639B CN 201610217798 A CN201610217798 A CN 201610217798A CN 106057639 B CN106057639 B CN 106057639B
- Authority
- CN
- China
- Prior art keywords
- substrate
- electrically insulating
- insulating material
- coating
- solvent
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 84
- 238000000034 method Methods 0.000 title claims abstract description 44
- 239000011248 coating agent Substances 0.000 title claims abstract description 28
- 238000000576 coating method Methods 0.000 title claims abstract description 28
- 239000012777 electrically insulating material Substances 0.000 claims abstract description 31
- 239000002904 solvent Substances 0.000 claims description 31
- 230000003750 conditioning effect Effects 0.000 claims description 7
- 238000004528 spin coating Methods 0.000 claims description 6
- 239000004593 Epoxy Substances 0.000 claims description 3
- 230000001143 conditioned effect Effects 0.000 claims description 3
- 239000012799 electrically-conductive coating Substances 0.000 claims description 2
- 238000009736 wetting Methods 0.000 claims description 2
- 230000003647 oxidation Effects 0.000 claims 1
- 238000007254 oxidation reaction Methods 0.000 claims 1
- 238000009832 plasma treatment Methods 0.000 claims 1
- 238000012545 processing Methods 0.000 abstract description 9
- 239000004020 conductor Substances 0.000 description 11
- 239000000463 material Substances 0.000 description 7
- 239000011810 insulating material Substances 0.000 description 4
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical compound CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 description 2
- SECXISVLQFMRJM-UHFFFAOYSA-N N-Methylpyrrolidone Chemical compound CN1CCCC1=O SECXISVLQFMRJM-UHFFFAOYSA-N 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- JVTAAEKCZFNVCJ-UHFFFAOYSA-N lactic acid Chemical compound CC(O)C(O)=O JVTAAEKCZFNVCJ-UHFFFAOYSA-N 0.000 description 2
- LLHKCFNBLRBOGN-UHFFFAOYSA-N propylene glycol methyl ether acetate Chemical compound COCC(C)OC(C)=O LLHKCFNBLRBOGN-UHFFFAOYSA-N 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 235000014655 lactic acid Nutrition 0.000 description 1
- 239000004310 lactic acid Substances 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02118—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02307—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a liquid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02312—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour
- H01L21/02315—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/6715—Apparatus for applying a liquid, a resin, an ink or the like
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Plasma & Fusion (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Application Of Or Painting With Fluid Materials (AREA)
- Formation Of Insulating Films (AREA)
- Other Surface Treatments For Metallic Materials (AREA)
Abstract
本发明涉及涂覆设有过孔的基板。在此背景下,发生问题是由于涂层试剂围住过孔中的空气。这对于表面的平面化来说是不利的。为解决此问题,本发明提供了用于涂覆设有过孔的基板的方法,其中执行以下步骤:调整处理该基板;并且将基板涂覆以电绝缘材料使得过孔被完全地填充。
Description
技术领域
本发明涉及用于涂覆设有过孔的基板的方法。待涂覆的该基板尤其是微构造晶圆,例如半导体材料的晶圆。
背景技术
过孔是用于将基板的一侧上的导电结构连接到布置在基板的另一侧上的导电结构的基板中的凹入部。通过此种方式,可以制造三维部件,例如MCP(多芯片封装件)或者MEMS(微机电系统)。
过孔可以形成为开口,这使得能够将基板的一侧连接到另一侧,或者形成为盲孔,此盲孔形成从基板的一侧到布置在另一侧并且闭合过孔的部件的连接。通过位于过孔的壁上的导电层(例如铜导电层)提供电接触。
为了屏蔽和/或电隔离此导电层,可以将电绝缘材料施加到基板。所述材料覆盖基板上的电导体并且还填充了过孔。
为了随后的处理步骤,期望电绝缘材料具有尽可能平面与平坦的表面。此种类型的表面不容易获得,尤其是在过孔的区域中,因为过孔具有与直径相比非常大的深度,意味着它们仅能够被不良地填充电绝缘材料。
本领域中已知用于使设有过孔的基板均匀地涂覆电绝缘材料的多种途径。WO2010/023156A1公开了一种方法,其中,振动基板,以辅助电绝缘材料流入过孔中并且完全地填充它们。
US 5,993,546公开了一种方法,其中,施加到基板的涂层受到高压以使涂层流入过孔中。
然而,已经发现,所有这些途径或者不能产生期望的结果或者技术上复杂。
发明内容
本发明的目的是提供用于通过电绝缘材料涂覆基板的方法,其中设置在基板中的过孔填充以电绝缘材料以使绝缘材料具有尽可能平坦的表面。
为实现此目的,本发明提供了用于涂覆设有过孔的基板的方法,其中在第一步骤中调整处理(condition)此基板。在第二步骤中,基板涂覆以电绝缘材料使得过孔完全地填充以电绝缘材料以使绝缘材料具有平坦表面。本发明基于如下理念:通过调整处理尤其是过孔的区域中的基板的表面,改善施加的涂层的流动性。这确保了电绝缘涂层更好地流入到过孔中并且完全地填充它们,意味着涂层基板随后具有(至少几乎具有)平坦表面。
调整处理步骤优选地在大体压力下进行。这具有不需要复杂装置的优点。
在本发明的一个实施方式中,等离子处理基板以调整处理它。这以导电性涂层的流动性显著地提高的方式修改了基板的表面。
在另选实施方式中,使基板氧化以调整处理它。这还使得能够以非常简单的方式,以电绝缘涂层的流动性提高的方式修改基板的表面。
在本发明的其它实施方式中,将溶剂施加到基板以调整处理它。本实施方式基于如下发现:通过溶剂润湿基板的表面极大地提高了电绝缘涂层的流动性,使得涂层完全地填充具有甚至大于直径两倍的深度的过孔。
优选地通过旋转涂覆施加溶剂。通过此种方式,可以以简单的方式通过溶剂将基板的全部表面都均匀地润湿。
在本发明的优选实施方式中,将设有溶剂的基板引入到真空室中,减小真空室中的压力,并且在一段保持持时间以后真空室再次通气。此方法步骤基于如下发现:暂时施加的真空改善了溶剂到过孔中的渗透。这似乎是因为在过孔中的溶剂层下方初始地封住的气泡在排空过程中膨胀,换句话说气泡向上移动并且溶剂被抽吸到过孔中。当压力随后地增加回到大气压力时,已经完成交换溶剂与空气的处理。
已经发现将溶剂传送到过孔中不需要精真空或高真空。相反,真空室中的压力从大气压减小0.1到0.9巴是足够的。可以在相对不那么昂贵的真空室中产生此类型的真空。
保持时间可以大约是10到60秒,使得能够执行短的处理时间。
在本发明的一个实施方式中,基板在真空室中加热。基板优选地被加热到大于30℃的温度。由于加热,在过孔中的溶剂层下方封住的空气比由于真空已经实现的膨胀更多,这改善了过孔中溶剂与空气的交换。
在本发明的优选实施方式中,在已经施加溶剂以后,基板被传送到另一个室中,基板在其中涂覆以绝缘材料。这防止了真空室被电绝缘材料污染。
优选地,通过旋转涂覆施加电绝缘材料。通常在晶圆处理的领域建立此方法,导致高的处理可靠性与低成本。
电绝缘材料可以是抗蚀剂、环氧树脂或另一个电介质。可以良好地处理这些材料,并且可以利用所述材料良好地制造具有平坦表面的涂层。
可以在施加以后固化绝缘材料。为此目的,基板可以与涂层一起暴露于紫外光或者热源。
附图说明
在下面,参照在附图中示出的多个实施方式更加详细地公开了本发明,在附图中:
图1是经涂覆的设有过孔的基板的一部分的截面图;
图2示意性地示出了根据本发明的方法;
图3更加详细地示出了图2的方法的调整处理步骤;以及
图4是示出在图3的调整处理过程中压力随着时间发展的图表。
具体实施方式
图1示意性示出了基板10(“晶圆”),此基板可以例如由半导体材料构成。基板10可以设有多种电部件或电子部件,其中在此情形中仅示意性示出了电接触件12。
在与接触件相对的侧面上,基板10设有电导体14,此电导体可以形成为条带导体或者导电涂层。为了将接触件12连接到导体14,基板10设有过孔16,换句话说,设有从至少一个表面基本上垂直于基板的平面延伸的开口。在此情形中,过孔16形成为从导体14的侧面延伸通过基板10到达接触件12的开口。
由于在示出的实施方式中过孔16在底面通过接触件12闭合,因此它是盲孔。对于过孔16来说还能够将导体14连接到布置在基板的底面上的第二导体。在此情形中,过孔可以是贯通孔。
图1中示出的基板10的细节仅包括单个过孔16。实际上,基板设有非常大数量的过孔。当在下面讨论“此”过孔16时,这同样适用于基板设有的其它过孔,其以与附图中示出的过孔相同的方式处理。
在此情形中,通过位于过孔16的壁上的导电涂层18提供接触件12与导体14之间的电连接。涂层18可以事后施加,以将先前施加的导体14连接到接触件12,或者与导体14在相同的工作步骤中施加。
基板10的设有导体14的一侧涂覆有电绝缘材料20。材料20用于电隔离并且选择性还用于屏蔽。适当的材料例如是光刻胶(抗蚀剂)、环氧树脂或者另一种电介质。
如可以在图1中看到的,电绝缘材料20具有平坦表面。这尤其因为电绝缘材料20完全填充了过孔16,虽然过孔16的深度是过孔16的直径的一到两倍(并且在一些情形中可以使用甚至更大的深度比)。
图2示意性示出了通过其可以以完全填充过孔16的方式施加电绝缘材料20的方法。
在第一方法步骤I中,调整处理基板10。这在这里通过箭头P示意性示出。可以通过等离子处理基板10或氧化基板10来执行此调整处理。还可以通过施加溶剂执行此调整处理。此两种变型的组合也是可能的。
在调整处理以后,基板10被向前传送到另一个处理站中,在此处理站中,此基板被涂覆以电绝缘材料(方法步骤II)。
可以通过旋转涂覆施加此涂层,在这种方式中,基板10布置在可以通过电机32设置成旋转(参见箭头R)的支撑件30上。期望的电绝缘材料被使用喷嘴34施加到基板10,施加到旋转的基板10。
随后,基板10被向前传送到又一个处理站中,电绝缘材料在其中固化(方法步骤III)。电绝缘材料20可以特别地通过使其暴露于紫外光或者加热而固化(参见示意性示出的热源36)。
图3详细地示出了方法步骤I。在这里示出的调整处理实施方式中,基板10通过旋转涂覆而涂覆以溶剂40。这在大气压下发生。
为了涂覆,可以将基板10布置在可以通过电机44设定旋转的支撑件42上(再次参见箭头R)。
此溶剂可以例如是丙酮、PGMEA(丙二醇甲醚醋酸酯)、乳酸或NMP(N-甲基吡咯烷酮)。
在施加溶剂40以后,基板10向前传送到真空室50中,在真空室50中其沉积在可以设有加热器54(示意性示出)的支撑件52上。可以利用加热器54将基板10(以及因此施加到基板10的溶剂40)加热例如到大于30℃的温度。
当将基板10引入到真空室50时,所述室50被排空。为此目的可以使用示意性示出的真空泵56或文丘里喷嘴。在一个实施方式中,压力可以从大气压力减小到大约0.3巴的压力(此外参见图4)。
当过孔被排空时,位于其中的空气的一部分也被抽吸到外部。这还局部地影响了位于基板10上的溶剂40的层。
当获得了期望的真空时,真空室50中的压力保持恒定或者预定保持时间(t1到t2)。保持时间可以例如是大约10到60秒。在此保持时间期间,在过孔中溶剂层下方初始封住的气泡向上移动,同时溶剂40向下移动到过孔16中。因此,过孔的壁完全由溶剂40润湿。
可以通过对基板10加热来辅助初始封在过孔中的气泡的上升。由于真空室中空气压力的降低,这致使过孔中的气泡比起已经实现的膨胀更多。
一旦保持时间结束,真空室50就再次通气,致使其中的压力上升到大气压力。在此处理中,空气被抽吸到过孔16中,还将溶剂抽吸到过孔中。这确保了溶剂40完全地润湿过孔16的壁。
一旦真空室50返回到初始压力,就将基板10移除并且传送到其它处理站,在那里可以执行步骤II,换句话说,执行以电绝缘材料20进行的涂覆。由于过孔16的壁被溶剂润湿,因此电绝缘材料20非常良好地流入到过孔16中并且完全地填充它们。因此,不存在因夹杂空气等导致的问题,并且因此即使在过孔16的区域中电绝缘材料20也具有(至少几乎具有)平坦表面。
Claims (17)
1.一种用于涂覆设有过孔(16)的基板(10)的方法,其中依次执行以下步骤:
利用导电涂层(18)涂覆所述基板(10)的过孔(16);
通过修改所述基板(10)的表面和/或润湿所述基板(10)的表面以提高电绝缘涂层的流动性来调整处理所述基板(10);
利用电绝缘材料涂覆所述基板(10)和所述导电涂层(18),使得所述过孔(16)完全地由所述电绝缘材料填充以使所述电绝缘材料具有平坦表面。
2.根据权利要求1所述的方法,其特征在于,所述调整处理步骤在大气压力下进行。
3.根据权利要求1所述的方法,其特征在于,所述基板(10)被等离子处理以调整处理它。
4.根据权利要求1所述的方法,其特征在于,所述基板(10)被氧化以调整处理它。
5.根据权利要求1所述的方法,其特征在于,将溶剂(40)施加到所述基板(10)以调整处理它。
6.根据权利要求5所述的方法,其特征在于,所述基板(10)被等离子处理以调整处理它,通过等离子处理与施加溶剂的组合来调整处理所述基板(10)。
7.根据权利要求5所述的方法,其特征在于,所述调整处理步骤在大气压力下进行,通过氧化与施加溶剂的组合来调整处理所述基板(10)。
8.根据权利要求5所述的方法,其特征在于,通过旋转涂覆施加所述溶剂(40)。
9.根据权利要求5所述的方法,其特征在于,将设有所述溶剂(40)的基板(10)引入到真空室(50)中,减小所述真空室(50)中的压力,并且在保持时间以后再次使所述真空室(50)通气。
10.根据权利要求9所述的方法,其特征在于,将所述真空室(50)中的压力从大气压力降低0.1到0.9巴。
11.根据权利要求9所述的方法,其特征在于,所述保持时间是10秒到60秒。
12.根据权利要求9所述的方法,其特征在于,所述基板(10)在所述真空室(50)中被加热。
13.根据权利要求12所述的方法,其特征在于,所述基板(10)被加热到大于30℃的温度。
14.根据权利要求5所述的方法,其特征在于,在已经施加所述溶剂(40)以后所述基板(10)被传送到另一个室中,在该另一个室中对所述基板涂覆所述电绝缘材料(20)。
15.根据权利要求1所述的方法,其特征在于,通过旋转涂覆施加所述电绝缘材料(20)。
16.根据权利要求1所述的方法,其特征在于,施加电介质、抗蚀剂或环氧树脂作为所述电绝缘材料(20)。
17.根据权利要求1所述的方法,其特征在于,所述电绝缘材料(20)在施加以后固化。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL2014598 | 2015-04-08 | ||
NL2014598A NL2014598B1 (en) | 2015-04-08 | 2015-04-08 | Method for coating a substrate. |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106057639A CN106057639A (zh) | 2016-10-26 |
CN106057639B true CN106057639B (zh) | 2021-09-21 |
Family
ID=53718091
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610217798.4A Active CN106057639B (zh) | 2015-04-08 | 2016-04-08 | 用于涂覆基板的方法 |
Country Status (9)
Country | Link |
---|---|
US (1) | US9799554B2 (zh) |
JP (1) | JP6700925B2 (zh) |
KR (1) | KR102530371B1 (zh) |
CN (1) | CN106057639B (zh) |
AT (1) | AT516988B1 (zh) |
CH (1) | CH710963A8 (zh) |
DE (1) | DE102016106400A1 (zh) |
NL (1) | NL2014598B1 (zh) |
TW (1) | TWI701085B (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL2019096B1 (en) * | 2017-06-20 | 2018-12-27 | Suss Microtec Lithography Gmbh | Nozzle tip adapter, nozzle assembly as well as nozzle |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5820679A (en) * | 1993-07-15 | 1998-10-13 | Hitachi, Ltd. | Fabrication system and method having inter-apparatus transporter |
JP2003017558A (ja) * | 2001-06-28 | 2003-01-17 | Fujitsu Ltd | 半導体装置およびその製造方法 |
JP2008205000A (ja) * | 2007-02-16 | 2008-09-04 | Fujitsu Ltd | 化合物半導体装置の製造方法 |
KR20090045669A (ko) * | 2007-11-02 | 2009-05-08 | 주식회사 하이닉스반도체 | 소자분리막 제조 방법 |
CN102791049A (zh) * | 2012-08-09 | 2012-11-21 | 舒定涛 | 晶瓷厚膜电热器件及其制作方法 |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04245629A (ja) | 1991-01-31 | 1992-09-02 | Texas Instr Japan Ltd | 半導体装置の絶縁膜形成方法および半導体装置 |
JP3069762B2 (ja) * | 1993-03-25 | 2000-07-24 | 東京エレクトロン株式会社 | 塗布膜形成方法及びその装置 |
JPH07100429A (ja) * | 1993-10-01 | 1995-04-18 | Toray Ind Inc | ポリマ溶液の塗布方法 |
JP2967734B2 (ja) | 1996-10-18 | 1999-10-25 | 日本電気株式会社 | 薄膜の形成方法 |
JPH10214892A (ja) * | 1997-01-30 | 1998-08-11 | Sony Corp | 半導体装置の製造方法 |
JPH11251312A (ja) * | 1998-03-06 | 1999-09-17 | Matsushita Electron Corp | 半導体装置の製造方法 |
JPH11330674A (ja) * | 1998-05-07 | 1999-11-30 | Ngk Spark Plug Co Ltd | 配線基板の製造方法 |
JP3598462B2 (ja) | 2000-05-09 | 2004-12-08 | 東京エレクトロン株式会社 | 乾燥方法及び乾燥装置 |
JP2002043420A (ja) * | 2000-07-24 | 2002-02-08 | Mitsubishi Electric Corp | 半導体装置の製造方法及び製造装置 |
FR2830683A1 (fr) * | 2001-10-10 | 2003-04-11 | St Microelectronics Sa | Realisation d'inductance et de via dans un circuit monolithique |
JP2003133723A (ja) * | 2001-10-25 | 2003-05-09 | Matsushita Electric Ind Co Ltd | 導電性ペースト充填方法および導電性ペースト充填装置 |
US6924221B2 (en) * | 2002-12-03 | 2005-08-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated process flow to improve copper filling in a damascene structure |
US6878644B2 (en) * | 2003-05-06 | 2005-04-12 | Applied Materials, Inc. | Multistep cure technique for spin-on-glass films |
US7345350B2 (en) | 2003-09-23 | 2008-03-18 | Micron Technology, Inc. | Process and integration scheme for fabricating conductive components, through-vias and semiconductor components including conductive through-wafer vias |
US7429529B2 (en) * | 2005-08-05 | 2008-09-30 | Farnworth Warren M | Methods of forming through-wafer interconnects and structures resulting therefrom |
US7892972B2 (en) * | 2006-02-03 | 2011-02-22 | Micron Technology, Inc. | Methods for fabricating and filling conductive vias and conductive vias so formed |
EP1840940B8 (de) * | 2006-03-28 | 2014-11-26 | Thallner, Erich, Dipl.-Ing. | Vorrichtung und Verfahren zum Beschichten eines mikro- und/oder nanostrukturierten Struktursubstrats |
KR100756809B1 (ko) * | 2006-04-28 | 2007-09-07 | 주식회사 하이닉스반도체 | 반도체 소자 및 그 제조 방법 |
WO2008123049A1 (ja) * | 2007-03-30 | 2008-10-16 | Jsr Corporation | 被膜形成方法及びそれに用いる樹脂組成物、絶縁膜を有する構造体及びその製造方法並びに電子部品 |
US8034702B2 (en) * | 2007-08-16 | 2011-10-11 | Micron Technology, Inc. | Methods of forming through substrate interconnects |
WO2009050207A1 (en) * | 2007-10-15 | 2009-04-23 | Interuniversitair Microelectronica Centrum Vzw | Method for producing electrical interconnects and devices made thereof |
KR100927773B1 (ko) * | 2008-03-11 | 2009-11-20 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 및 그 제조 방법 |
DE102008045068A1 (de) | 2008-08-29 | 2010-03-04 | Suss Microtec Lithography Gmbh | Verfahren zur Resist-Beschichtung einer Vertiefung in der Oberfläche eines Substrats, insbesondere eines Wafers |
US8884378B2 (en) * | 2010-11-03 | 2014-11-11 | Infineon Technologies Ag | Semiconductor device and a method for manufacturing a semiconductor device |
US20120149213A1 (en) * | 2010-12-09 | 2012-06-14 | Lakshminarayana Nittala | Bottom up fill in high aspect ratio trenches |
CN103579073B (zh) * | 2012-07-20 | 2016-06-08 | 上海华虹宏力半导体制造有限公司 | 深沟槽填充方法 |
CN105122425A (zh) * | 2013-04-18 | 2015-12-02 | 国立大学法人东北大学 | 微空腔的内壁面处理方法 |
US8952544B2 (en) * | 2013-07-03 | 2015-02-10 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and manufacturing method thereof |
CN104157612A (zh) * | 2014-08-21 | 2014-11-19 | 深圳市华星光电技术有限公司 | Tft阵列基板的制作方法及tft阵列基板结构 |
-
2015
- 2015-04-08 NL NL2014598A patent/NL2014598B1/en active
-
2016
- 2016-04-07 DE DE102016106400.9A patent/DE102016106400A1/de active Pending
- 2016-04-07 TW TW105110914A patent/TWI701085B/zh active
- 2016-04-07 KR KR1020160042827A patent/KR102530371B1/ko active IP Right Grant
- 2016-04-07 CH CH00450/16A patent/CH710963A8/de not_active Application Discontinuation
- 2016-04-08 JP JP2016077941A patent/JP6700925B2/ja active Active
- 2016-04-08 CN CN201610217798.4A patent/CN106057639B/zh active Active
- 2016-04-08 US US15/093,834 patent/US9799554B2/en active Active
- 2016-04-08 AT ATA50292/2016A patent/AT516988B1/de active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5820679A (en) * | 1993-07-15 | 1998-10-13 | Hitachi, Ltd. | Fabrication system and method having inter-apparatus transporter |
JP2003017558A (ja) * | 2001-06-28 | 2003-01-17 | Fujitsu Ltd | 半導体装置およびその製造方法 |
JP2008205000A (ja) * | 2007-02-16 | 2008-09-04 | Fujitsu Ltd | 化合物半導体装置の製造方法 |
KR20090045669A (ko) * | 2007-11-02 | 2009-05-08 | 주식회사 하이닉스반도체 | 소자분리막 제조 방법 |
CN102791049A (zh) * | 2012-08-09 | 2012-11-21 | 舒定涛 | 晶瓷厚膜电热器件及其制作方法 |
Also Published As
Publication number | Publication date |
---|---|
AT516988B1 (de) | 2022-10-15 |
US9799554B2 (en) | 2017-10-24 |
CH710963A8 (de) | 2016-12-30 |
TWI701085B (zh) | 2020-08-11 |
DE102016106400A1 (de) | 2016-10-13 |
CH710963A2 (de) | 2016-10-14 |
JP2017018941A (ja) | 2017-01-26 |
NL2014598B1 (en) | 2017-01-20 |
JP6700925B2 (ja) | 2020-05-27 |
NL2014598A (en) | 2016-10-12 |
US20160300759A1 (en) | 2016-10-13 |
KR102530371B1 (ko) | 2023-05-09 |
CN106057639A (zh) | 2016-10-26 |
AT516988A3 (de) | 2018-04-15 |
AT516988A2 (de) | 2016-10-15 |
KR20160120678A (ko) | 2016-10-18 |
TW201707802A (zh) | 2017-03-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2008085687A2 (en) | Method of packaging semiconductor devices | |
JP4696115B2 (ja) | 複数の電子アセンブリの製造方法 | |
CN101395699A (zh) | 将形成于衬底中的过孔平坦化的方法 | |
US10923455B2 (en) | Semiconductor apparatus and method for preparing the same | |
CN106057639B (zh) | 用于涂覆基板的方法 | |
US10595417B2 (en) | Method of manufacturing flexible electronic circuits having conformal material coatings | |
CN106328603A (zh) | 封装件结构及其形成方法 | |
CN107993937B (zh) | 一种临时键合工艺的辅助结构及利用该结构的晶圆加工方法 | |
KR20130092208A (ko) | 회로 기판에서의 절연성 물질 충진 방법 | |
JP2004088042A (ja) | デバイス用溝構造体の製造方法 | |
CN110546744B (zh) | 绝缘膜的成膜方法、绝缘膜的成膜装置及基板处理系统 | |
JP2004169975A (ja) | 減圧乾燥処理装置および基板処理方法 | |
JP7048596B2 (ja) | 高圧アニーリング及び湿式エッチング速度の低下 | |
CN102376589B (zh) | 用于填充晶片中的空腔的方法、相应填充的盲孔和具有相应填充的绝缘沟槽的晶片 | |
CN110556340A (zh) | 半导体工艺方法与结构 | |
US8846456B2 (en) | Method and apparatus for manufacturing an electronic module, and electronic module | |
JP2006049441A (ja) | 接着剤注入装置および接着剤注入方法 | |
US11715647B2 (en) | Method for producing a substrate | |
KR101336635B1 (ko) | 캐비티 피씨비 제조 방법 | |
KR20190055448A (ko) | 기판 처리 장치 | |
US10840161B2 (en) | Method for manufacturing semiconductor package substrate | |
US10283469B1 (en) | Method of forming a passivation layer | |
KR20090103501A (ko) | 반도체 소자의 제조방법 | |
KR20170118047A (ko) | 충전 방법 및 충전 장치 | |
JP2009253111A (ja) | 積層ウェハ端面のシール形成方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |