CN106024909B - 薄膜晶体管及其制备方法、阵列基板和显示装置 - Google Patents

薄膜晶体管及其制备方法、阵列基板和显示装置 Download PDF

Info

Publication number
CN106024909B
CN106024909B CN201610599762.7A CN201610599762A CN106024909B CN 106024909 B CN106024909 B CN 106024909B CN 201610599762 A CN201610599762 A CN 201610599762A CN 106024909 B CN106024909 B CN 106024909B
Authority
CN
China
Prior art keywords
strip
shaped
thin film
film transistor
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201610599762.7A
Other languages
English (en)
Other versions
CN106024909A (zh
Inventor
安晖
徐德智
段献学
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Hefei BOE Optoelectronics Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Hefei BOE Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Hefei BOE Optoelectronics Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN201610599762.7A priority Critical patent/CN106024909B/zh
Publication of CN106024909A publication Critical patent/CN106024909A/zh
Priority to US15/567,060 priority patent/US10566461B2/en
Priority to PCT/CN2017/076276 priority patent/WO2018018893A1/zh
Application granted granted Critical
Publication of CN106024909B publication Critical patent/CN106024909B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/134309Electrodes characterised by their geometrical arrangement
    • G02F1/134363Electrodes characterised by their geometrical arrangement for applying an electric field parallel to the substrate, i.e. in-plane switching [IPS]
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/1368Active matrix addressed cells in which the switching element is a three-electrode device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1218Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or structure of the substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1225Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/1262Multistep manufacturing methods with a particular formation, treatment or coating of the substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/1037Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure and non-planar channel
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42384Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/6675Amorphous silicon or polysilicon transistors
    • H01L29/66765Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78603Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651Silicon transistors
    • H01L29/7866Non-monocrystalline silicon transistors
    • H01L29/78663Amorphous silicon transistors
    • H01L29/78669Amorphous silicon transistors with inverted-type structure, e.g. with bottom gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651Silicon transistors
    • H01L29/7866Non-monocrystalline silicon transistors
    • H01L29/78672Polycrystalline or microcrystalline silicon transistor
    • H01L29/78678Polycrystalline or microcrystalline silicon transistor with inverted-type structure, e.g. with bottom gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/134309Electrodes characterised by their geometrical arrangement
    • G02F1/134318Electrodes characterised by their geometrical arrangement having a patterned common electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66969Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Nonlinear Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Geometry (AREA)
  • Thin Film Transistor (AREA)
  • Liquid Crystal (AREA)

Abstract

本发明提供了一种薄膜晶体管及其制备方法、阵列基板和显示装置,本发明的制备方法在形成薄膜晶体管的各层结构之前,利用构图工艺在衬底上形成条状凸出部,而后在条状凸出部上依次形成栅极、栅极绝缘层、有源层、源漏极,即可制备出沟道在宽度方向上与条状凸出部形状对应的薄膜晶体管。薄膜晶体管的沟道在宽度方向具有与条状凸出部对应的凹凸结构,可以在薄膜晶体管投影面积不变的情况下,增加宽长比,增加薄膜晶体管的导通电流,减小功耗;在保持相同宽长比的情况下,能够减小沟道长度,进而提高显示装置的开口率。

Description

薄膜晶体管及其制备方法、阵列基板和显示装置
技术领域
本发明涉及显示技术领域,尤其涉及一种薄膜晶体管及其制备方法、阵列基板和显示装置。
背景技术
薄膜晶体管是液晶显示面板的重要元件,薄膜晶体管栅极对沟道的控制能力与薄膜晶体管的功耗密切相关,为了提高栅极对沟道的控制能力,降低功耗。晶体管开关的沟道宽长比越大,其驱动能力越强。一般通过增大沟道宽度的方式来提高沟道的宽长比,这种方式虽然提高了沟道的宽长比,提高了栅极对沟道的控制能力,却增加了薄膜晶体管的尺寸及投影面积,降低了开口率,进而影响了显示效果。
发明内容
(一)要解决的技术问题
为了解决现有技术存在的问题,本发明提供了一种薄膜晶体管及其制备方法、阵列基板和显示装置制备。
(二)技术方案
根据本发明的一个方面,提供了一种薄膜晶体管的制备方法,包括:在衬底上形成沿第一方向间隔排列的多个条状凸出部,所述条状凸出部沿第二方向延伸;依次形成覆盖所述多个条状凸出部的栅极、栅极绝缘层、有源层及源漏极,其中,源漏极之间的有源层对应所述条状凸出部的区域形成有条状凸起,多个所述条状凸起在所述源漏极之间沿所述第一方向间隔排列,且沿所述第二方向延伸;所述第一方向与所述第二方向垂直,且所述第二方向与所述源漏极垂直。
根据本发明的另一个方面,提供了一种薄膜晶体管,包括:沿第一方向间隔排列的多个条状凸出部,形成于衬底上,所述条状凸出部沿第二方向延伸;栅极、栅极绝缘层、有源层及源漏极,依次覆盖所述条状凸出部;源漏极之间的有源层对应所述条状凸出部的区域形成有条状凸起,多个所述条状凸起在所述源漏极之间沿所述第一方向间隔排列,且沿所述第二方向延伸;所述第一方向与所述第二方向垂直,且所述第二方向与所述源漏极垂直。
根据本发明的又一个方面,提供了一种阵列基板,包括上述薄膜晶体管。
根据本发明的再一个方面,提供了一种显示装置,包括上述阵列基板。
(三)有益效果
从上述技术方案可以看出,本发明的薄膜晶体管及其制备方法、阵列基板和显示装置制备至少具有以下有益效果之一:
(1)薄膜晶体管的沟道在宽度方向具有与条状凸出部对应的凹凸形状,可以在薄膜晶体管投影面积不变的情况下,增加宽长比,增加薄膜晶体管的导通电流,减小功耗;在保持相同宽长比的情况下,能够减小沟道长度,进而提高显示装置的开口率;
(2)在形成薄膜晶体管的各层结构之前,利用构图工艺在衬底上形成条状凸出部,在条状凸出部上依次形成栅极、栅极绝缘层、有源层、源漏极,即可制备出沟道在宽度方向上与条状凸出部对应形状的薄膜晶体管,该制备方法无需增加额外的工艺来专门处理栅极、栅极绝缘层、有源层,工艺流程简单,成本低;
(3)形成的栅极绝缘层和有源层具有均匀的厚度,有利于保持栅极对沟道的开关控制能力,提高导通电流和电流均匀性;
(4)利用本发明的制备方法制备ADS型显示装置的薄膜晶体管时,可在形成公共电极的同时同步形成条状凸出部,通过一次沉积和构图工艺即可形成条状凸出部与公共电极,无需针对条状凸出部增加额外工序,未增加构图工艺次数,进一步简化了工艺流程,降低了成本。
附图说明
图1为本发明的一个示例性实施例的薄膜晶体管的制备方法流程图;
图2为本发明的一个示例性实施例的薄膜晶体管的剖面结构图;
图3为本发明的一个示例性实施例的I型沟道薄膜晶体管的俯视图;
图4a为传统的薄膜晶体管的沟道结构示意图;图4b为本发明的一个示例性实施例的薄膜晶体管的沟道结构示意图;
图5为本发明的一个示例性实施例的U型沟道薄膜晶体管的俯视图;
图6为本发明的一个示例性实施例的阵列基板的制备方法流程图;
图7A至图7I为本发明的一个示例性实施例的阵列基板制备方法的工艺流程图;
图7A示出了衬底上沉积透明导电薄膜后的结构;图7B示出了形成图形化的电极和条状凸出部后的结构;图7C示出了形成栅极后的结构,图7D为形成栅极后的三维结构;图7E示出了形成栅极绝缘层后的结构;图7F示出了形成有源层后的结构,图7G为形成有源层后的三维结构;图7H示出了形成源漏极后的结构;图7I示出了形成绝缘层和像素电极后的结构。
【符号说明】
01-图形化的电极;02-条状凸出部;03-栅极;04-栅极绝缘层;05-有源层;06-源极;07-漏极;08-绝缘层;09-像素电极;
10、11-传统薄膜晶体管的栅极绝缘层和有源层。
具体实施方式
为使本发明的目的、技术方案和优点更加清楚明白,以下结合具体实施例,并参照附图,对本发明进一步详细说明。
本发明的一个实施例提供了一种薄膜晶体管的制备方法,如图1所示,该薄膜晶体管的制备方法包括下述步骤:
步骤S102:在衬底上形成沿第一方向间隔排列的多个条状凸出部,所述条状凸出部沿第二方向延伸;
步骤S104:依次形成覆盖所述多个条状凸出部的栅极、栅极绝缘层、有源层及源漏极;
其中,源漏极之间的有源层对应所述条状凸出部的区域形成有条状凸起,多个所述条状凸起在所述源漏极之间沿所述第一方向间隔排列,且沿所述第二方向延伸;所述第一方向与所述第二方向垂直,且所述第二方向与所述源漏极垂直。
其中,在上述步骤S102中,可以利用构图工艺(例如,光刻和刻蚀)在衬底上形成沿第一方向间隔排列的多个条状凸出部,该步骤可以包括:在衬底上沉积一层绝缘材料,对绝缘材料进行构图工艺以形成沿第一方向间隔排列的多个条状凸出部,条状凸出部沿第二方向延伸。通过这种方式形成条状凸出部可适用于例如TN型显示装置的薄膜晶体管的制备。绝缘材料例如是但不限于SiNx、SiOx或SiON。
条状凸出部在第二方向上可以形成整体凸起状,或者条状凸出部在第二方向上可以由若干个分离的凸柱形成断续凸起状。
在上述步骤S104中,依次形成覆盖所述多个条状凸出部的栅极、栅极绝缘层、有源层及源漏极包括:
首先沉积一层金属材料,通过构图工艺形成图形化的覆盖条状凸出部的栅极,使得条状凸出部在衬底平面上的投影位于栅极在衬底平面上的投影的范围内。金属材料例如是但不限于Cu、MoAlMo或Mo。
接着沉积一层绝缘材料,通过构图工艺在栅极上形成图形化的栅极绝缘层,绝缘材料例如是但不限于SiNx、SiOx或SiON。
再沉积一层半导体材料,通过构图工艺在栅极绝缘层上形成图形化的有源层。半导体材料可以是但不限于a-Si、IGZO或p-Si。
最后在有源层背离栅极绝缘层的表面的沿第二方向的两端形成源漏极,有源层在源漏极之间的部分形成薄膜晶体管的沟道,沟道的长度方向为条状凸出部延伸的方向,即第二方向,沟道的宽度方向为垂直于沟道长度方向且平行于衬底平面的方向,即第一方向。
通过上述制备方法制备出的薄膜晶体管,薄膜晶体管的沟道在宽度方向上并非平面结构,而是具有与条状凸出部对应的凹凸形状,与常规的薄膜晶体管相比,可以在薄膜晶体管在衬底平面的投影面积不变的情况下,增加沟道宽度,由此,能够有效地增加薄膜晶体管的宽长比,增加薄膜晶体管的导通电流,减小功耗;而在保持与常规薄膜晶体管相同的宽长比的情况下,由于本实施例的薄膜晶体管的沟道的有效宽度增加,因此能够减小沟道长度,从而减小薄膜晶体管在衬底平面的投影面积,进而能够提高显示装置的开口率。
由此可见,本实施例的薄膜晶体管的制备方法,在形成薄膜晶体管的各层结构之前,利用构图工艺在衬底上形成条状凸出部,在条状凸出部上利用构图工艺依次形成栅极、栅极绝缘层、有源层以及源漏极,即可制备出沟道在宽度方向上与条状凸出部对应形状的薄膜晶体管,该制备方法无需增加额外的工艺来专门处理栅极、栅极绝缘层、有源层,工艺流程简单,成本低。
可以看出,形成覆盖条状凸出部的栅极,则栅极会形成与条状凸出部对应的凹凸结构,凹凸结构的凸部分别对应条状凸出部,凹凸结构的凹部分别对应条状凸出部之间的凹部部分;在栅极上形成栅极绝缘层,则栅极绝缘层也会形成与条状凸出部对应的凹凸结构,凹凸结构的凸部分别对应条状凸出部,凹凸结构的凹部分别对应条状凸出部之间的凹部部分,使得栅极绝缘层具有均匀的厚度,因此有利于保持栅极对沟道的开关控制能力;同样,形成于栅极绝缘层上的有源层也会形成与条状凸出部对应的凹凸结构,凹凸结构的凸部分别对应条状凸出部,凹凸结构的凹部分别对应条状凸出部之间的凹部部分,使得有源层具有均匀的厚度,因此有利于提高导通电流和电流均匀性。
根据本实施例的薄膜晶体管制备方法的另一方面,上述步骤S102还通过以下优选方式实现:在衬底上沉积一层透明导电薄膜,对透明导电薄膜进行构图工艺,以形成图形化的电极和沿第一方向间隔排列的多个条状凸出部。
其中,图形化的电极作为ADS型显示装置的公共电极,由此可见,通过本实施例的方法制备ADS型显示装置的薄膜晶体管时,在形成公共电极的同时同步形成条状凸出部,通过一次沉积和构图工艺即可形成条状凸出部与公共电极,因此,无需针对条状凸出部增加额外工序,未增加构图工艺次数,就能制备出沟道在宽度方向上具有与条状凸出部对应形状的薄膜晶体管,进一步简化了工艺流程,降低了成本。其中,上述构图工艺采用光刻和刻蚀等工艺,透明导电薄膜的材料可以是ITO等。
本发明的另一个实施例提供了一种薄膜晶体管,如图2所示,包括:沿第一方向间隔排列的多个条状凸出部02,形成于衬底上,条状凸出部沿第二方向延伸;栅极03、栅极绝缘层04、有源层05以及源漏极06、07,依次覆盖条状凸出部02。其中,源漏极之间的有源层对应所述条状凸出部的区域形成有条状凸起,多个所述条状凸起在所述源漏极之间沿所述第一方向间隔排列,且沿所述第二方向延伸;所述第一方向与所述第二方向垂直,且所述第二方向与所述源漏极垂直。
在本实施例中,薄膜晶体管的源极和漏极可以互换,即06代表漏极,07代表源极。
在本实施例中,如图3所示,条状凸出部02在衬底上相互平行,源极06和漏极07位于有源层背离栅极绝缘层的表面的沿条状凸出部02延伸方向的两端,沟道的长度方向即为条状凸出部02延伸的方向(即第二方向,如图3中的y轴方向),沟道的宽度方向为垂直于沟道长度方向且平行于衬底平面的方向(即第一方向,如图3中的x轴方向)。条状凸出部在沟道长度方向上可以是整体凸起状;或者,条状凸出部在沟道长度方向上可以是由若干个分离的凸柱形成的断续凸起状。条状凸出部02在衬底平面上的投影位于栅极03在衬底平面上的投影的范围内;条状凸出部02的沿垂直于其延伸方向的剖面形状可以为梯形、矩形、三角形、半圆形或半椭圆形等。
图4a为传统的薄膜晶体管的沟道结构示意图,图4b为本实施例的薄膜晶体管的沟道结构示意图。传统薄膜晶体管的栅极绝缘层10和有源层11均为平面结构,其沟道在宽度方向(如图中4a的x轴方向)为平面形状,本实施例的薄膜晶体管的沟道在宽度方向(如图4b中的x轴方向)上并非平面结构,而是具有与条状凸出部对应的凹凸形状,因此,本发明可以在薄膜晶体管在衬底平面的投影面积不变的情况下,增加沟道宽度,由此,能够有效地增加薄膜晶体管的宽长比,增加薄膜晶体管的导通电流,减小功耗;而在保持与常规薄膜晶体管相同的宽长比的情况下,由于本实施例的薄膜晶体管的沟道的有效宽度增加,因此能够减小沟道长度,从而减小薄膜晶体管在衬底平面的投影面积,进而能够提高显示装置的开口率。
进一步地,本实施例的薄膜晶体管,栅极绝缘层的朝向衬底的表面和背离衬底的表面均具有与条状凸出部对应的凹凸形状,栅极绝缘层具有均匀的厚度,有利于保持栅极对沟道的开关控制能力;同样,有源层朝向衬底的表面和背离衬底的表面均具有与条状凸出部对应的凹凸结构,有源层具有均匀的厚度,有利于提高导通电流和电流均匀性。
可以理解,上述薄膜晶体管的制备方法和薄膜晶体管均是针对I型沟道薄膜晶体管,但本发明不限于此,其同样适用于其他形状沟道的薄膜晶体管,例如L型沟道薄膜晶体管和U型沟道薄膜晶体管。如图5所示,对于U型沟道薄膜晶体管,条状凸出部02并非在衬底上相互平行,而是相互之间间隔一定角度、整体呈扇形排列。有源层在源极06和漏极07之间的部分形成U型沟道,沟道的长度方向即为各个条状凸出部延伸的方向,沟道的宽度方向沿U型线延伸,该U型线垂直于沟道长度方向且位于平行于衬底的平面,本发明同样可以使U型沟道在宽度方向上形成与条状凸出部02对应的形状,从而增加沟道的有效宽度。
本发明的又一个实施例提供了一种阵列基板的制备方法,下面结合图6、图7A至图7I介绍其具体步骤:
步骤S602:首先在衬底上沉积一层透明导电薄膜,透明导电薄膜的材料可以是ITO等材料,如图7A所示;
步骤S604:对透明导电薄膜进行构图工艺以形成图形化的电极01和沿第一方向间隔排列的条状凸出部02,条状凸出部沿第二方向延伸;图形化的电极01作为ADS型显示装置的公共电极,上述构图工艺采用光刻和刻蚀等工艺,如图7B所示;
步骤S606:依次形成覆盖多个条状凸出部的栅极、栅极绝缘层、有源层及源漏极;其中,源漏极之间的有源层对应条状凸出部的区域形成有条状凸起,多个条状凸起在源漏极之间沿第一方向间隔排列,且沿第二方向延伸;第一方向与第二方向垂直,且第二方向与源漏极垂直。
在步骤S606中,如图7C所示,首先沉积一层金属材料,通过构图工艺形成图形化的覆盖条状凸出部02的栅极03,使得条状凸出部02在衬底平面上的投影位于栅极03在衬底平面上的投影的范围内。金属材料例如是但不限于Cu、MoAlMo或Mo。图7D为形成栅极03后的三维结构图。
如图7E所示,接着沉积一层绝缘材料,通过构图工艺在栅极03上形成图形化的栅极绝缘层04,绝缘材料例如是但不限于SiNx、SiOx或SiON。
如图7F所示,再沉积一层半导体材料,通过构图工艺在栅极绝缘层04上形成图形化的有源层05。半导体材料可以是但不限于a-Si、IGZO或p-Si。图7G为形成有源层05后的三维结构图。
如图7H所示,最后在有源层05上形成源极06和漏极07,有源层05在源极06和漏极07之间的部分形成薄膜晶体管的沟道。
在有源层背离栅极绝缘层的表面的沿第二方向的两端形成源漏极,有源层在源漏极之间的部分形成薄膜晶体管的沟道,沟道的长度方向为条状凸出部延伸的方向(即第二方向,如图中的y轴方向),沟道的宽度方向为垂直于沟道长度方向且平行于衬底平面的方向(即第一方向,如图中的x轴方向)。
步骤S608:如图7I所示,在源极06、漏极07和有源层05对应的沟道区域上形成绝缘层08,并在绝缘层08的与漏极07对应的部分开设过孔,并在过孔内形成像素电极09。
由此可见,通过本实施例的方法制备ADS型显示装置的阵列基板时,与上述薄膜晶体管的制备方法类似,条状凸出部和公共电极同步形成,无需针对条状凸出部增加额外的工序,未增加构图工艺次数,制备出的阵列基板的薄膜晶体管沟道在宽度方向上具有与条状凸出部对应凹凸形状,工艺流程简单,成本低。
本发明的再一个实施例提供了一种上述制备方法制备的阵列基板,如图7I所示,该阵列基板包括:衬底;形成于衬底上的图形化的电极01和沿第一方向间隔排列的多个条状凸出部02,条状凸出部沿第二方向延伸,图形化的电极01作为ADS型显示装置的公共电极,其与条状凸出部02位于阵列基板的同一层且材料相同;薄膜晶体管,其栅极03、栅极绝缘层04、有源层05以及源漏极06、07依次覆盖条状凸出部02;其中,源漏极之间的有源层对应条状凸出部的区域形成有条状凸起,多个条状凸起在源漏极之间沿第一方向间隔排列,且沿第二方向延伸;所述第一方向与所述第二方向垂直,且所述第二方向与所述源漏极垂直;形成于源极、漏极和有源层上的绝缘层08,绝缘层的与漏极对应的部分具有过孔;形成于过孔内的像素电极09。
其中,条状凸出部在沟道长度方向上可以是整体凸起状;或者,条状凸出部在沟道长度方向上可以是由若干个分离的凸柱形成的断续凸起状。
在本实施例阵列基板的薄膜晶体管沟道在宽度方向上呈与条状凸出部对应的凹凸形状,可以在薄膜晶体管在衬底平面的投影面积不变的情况下,增加沟道宽度,能够有效地增加薄膜晶体管的宽长比,增加薄膜晶体管的导通电流,减小功耗;而在保持与常规薄膜晶体管相同的宽长比的情况下,由于薄膜晶体管的沟道的有效宽度增加,因此能够减小沟道长度,从而减小薄膜晶体管在衬底平面的投影面积,进而能够提高显示装置的开口率。
进一步地,本实施例阵列基板的薄膜晶体管,栅极绝缘层的朝向衬底的表面和背离衬底的表面均具有与条状凸出部对应的凹凸形状,栅极绝缘层具有均匀的厚度,有利于保持栅极对沟道的开关控制能力;同样,有源层朝向衬底的表面和背离衬底的表面均具有与条状凸出部对应的凹凸结构,有源层具有均匀的厚度,有利于提高导通电流和电流均匀性。
本发明的再一个实施例提供了一种显示装置,包括上述阵列基板。该显示装置可以包括TFT-LCD显示装置,如液晶电视、手机、电子书、平板电脑等。
至此,已经结合附图对本实施例进行了详细描述。依据以上描述,本领域技术人员应当对本发明的薄膜晶体管及其制备方法、阵列基板和显示装置有了清楚的认识。
需要说明的是,在附图或说明书正文中,未绘示或描述的实现方式,均为所属技术领域中普通技术人员所知的形式,并未进行详细说明。此外,上述对各元件的定义并不仅限于实施例中提到的各种具体结构、形状或方式,本领域普通技术人员可对其进行简单地更改或替换,例如:实施例中提到的方向用语,例如“上”、“下”、“前”、“后”、“左”、“右”等,仅是参考附图的方向,并非用来限制本发明的保护范围;上述实施例可基于设计及可靠度的考虑,彼此混合搭配使用或与其他实施例混合搭配使用,即不同实施例中的技术特征可以自由组合形成更多的实施例。
以上所述的具体实施例,对本发明的目的、技术方案和有益效果进行了进一步详细说明,所应理解的是,以上所述仅为本发明的具体实施例而已,并不用于限制本发明,凡在本发明的精神和原则之内,所做的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。

Claims (9)

1.一种薄膜晶体管的制备方法,其特征在于,包括:
在衬底上形成沿第一方向间隔排列的多个条状凸出部,所述条状凸出部沿第二方向延伸;
依次形成覆盖所述多个条状凸出部的栅极、栅极绝缘层、有源层及源漏极,其中,
源漏极之间的有源层具备与所述多个条状凸出部对齐的多个第一条状凸起,且所述源漏极的与所述多个第一条状凸起对齐的部分也具备多个第二条状凸起,多个所述第一条状凸起在所述源漏极之间沿所述第一方向间隔排列,且沿所述第二方向延伸;
所述第一方向与所述第二方向垂直,且所述第二方向与所述源漏极延伸的方向垂直;
其中,所述条状凸出部沿垂直于其延伸方向的剖面的形状为矩形、三角形、半圆形或半椭圆形;
其中,所述薄膜晶体管为U型沟道薄膜晶体管;
其中,所述条状凸出部并非在衬底上相互平行,而是相互之间间隔一定角度、整体呈扇形排列;和
其中,所述条状凸出部在沟道长度方向上由若干个分离的凸柱形成断续凸起状。
2.如权利要求1所述的薄膜晶体管的制备方法,其特征在于,所述在衬底上形成沿第一方向间隔排列的多个条状凸出部包括:
在衬底上沉积绝缘材料层;
对所述绝缘材料层进行构图工艺,以形成所述沿第一方向间隔排列的多个条状凸出部。
3.如权利要求1所述的薄膜晶体管的制备方法,其特征在于,所述在衬底上形成沿第一方向间隔排列的多个条状凸出部包括:
在衬底上沉积透明导电薄膜;
对所述透明导电薄膜进行构图工艺,以形成公共电极和所述沿第一方向间隔排列的多个条状凸出部。
4.如权利要求1所述的薄膜晶体管的制备方法,其特征在于,所述栅极、所述栅极绝缘层和所述有源层中的任意一个都形成有凹凸结构,所述凹凸结构的凸部分别对应条状凸出部,所述凹凸结构的凹部分别对应条状凸出部之间的凹部部分。
5.一种薄膜晶体管,其特征在于,包括:
沿第一方向间隔排列的多个条状凸出部,形成于衬底上,所述条状凸出部沿第二方向延伸;
栅极、栅极绝缘层、有源层及源漏极,依次覆盖所述条状凸出部;
源漏极之间的有源层具备与所述多个条状凸出部对齐的多个第一条状凸起,且所述源漏极的与所述多个第一条状凸起对齐的部分也具备多个第二条状凸起,多个所述第一条状凸起在所述源漏极之间沿所述第一方向间隔排列,且沿所述第二方向延伸;
所述第一方向与所述第二方向垂直,且所述第二方向与所述源漏极延伸的方向垂直;
其中,所述条状凸出部沿垂直于其延伸方向的剖面的形状为矩形、三角形、半圆形或半椭圆形;
其中,所述薄膜晶体管为U型沟道薄膜晶体管;
其中,所述条状凸出部并非在衬底上相互平行,而是相互之间间隔一定角度、整体呈扇形排列;和
其中,所述条状凸出部在沟道长度方向上由若干个分离的凸柱形成断续凸起状。
6.如权利要求5所述的薄膜晶体管,其特征在于,所述有源层的朝向衬底的表面和背离衬底的表面均具有与条状凸出部对应的凹凸形状,所述有源层具有均匀的厚度。
7.如权利要求6所述的薄膜晶体管,其特征在于,所述栅极绝缘层在朝向衬底的表面和背离衬底的表面上均具有与条状凸出部对应的凹凸形状,所述栅极绝缘层具有均匀的厚度。
8.一种阵列基板,其特征在于,包括权利要求5-7任一项所述的薄膜晶体管。
9.一种显示装置,其特征在于,包括权利要求8所述的阵列基板。
CN201610599762.7A 2016-07-27 2016-07-27 薄膜晶体管及其制备方法、阵列基板和显示装置 Active CN106024909B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201610599762.7A CN106024909B (zh) 2016-07-27 2016-07-27 薄膜晶体管及其制备方法、阵列基板和显示装置
US15/567,060 US10566461B2 (en) 2016-07-27 2017-03-10 Thin film transistor and method for manufacturing the same array substrate and display device
PCT/CN2017/076276 WO2018018893A1 (zh) 2016-07-27 2017-03-10 薄膜晶体管及其制备方法、阵列基板和显示装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610599762.7A CN106024909B (zh) 2016-07-27 2016-07-27 薄膜晶体管及其制备方法、阵列基板和显示装置

Publications (2)

Publication Number Publication Date
CN106024909A CN106024909A (zh) 2016-10-12
CN106024909B true CN106024909B (zh) 2021-01-26

Family

ID=57113956

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610599762.7A Active CN106024909B (zh) 2016-07-27 2016-07-27 薄膜晶体管及其制备方法、阵列基板和显示装置

Country Status (3)

Country Link
US (1) US10566461B2 (zh)
CN (1) CN106024909B (zh)
WO (1) WO2018018893A1 (zh)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106024909B (zh) * 2016-07-27 2021-01-26 京东方科技集团股份有限公司 薄膜晶体管及其制备方法、阵列基板和显示装置
CN106409920B (zh) * 2016-09-30 2018-03-06 京东方科技集团股份有限公司 一种薄膜晶体管、阵列基板及其制备方法、显示装置
CN106340544B (zh) * 2016-11-17 2020-03-31 京东方科技集团股份有限公司 一种薄膜晶体管及其制备方法、阵列基板
CN107170829A (zh) * 2017-05-15 2017-09-15 京东方科技集团股份有限公司 一种薄膜晶体管及其制作方法、阵列基板和显示面板
CN107393873B (zh) * 2017-07-03 2020-02-21 昆山龙腾光电股份有限公司 薄膜晶体管阵列基板的制作方法
CN107342328A (zh) * 2017-07-19 2017-11-10 京东方科技集团股份有限公司 一种异形薄膜晶体管及其制作方法、阵列基板
TWI646691B (zh) * 2017-11-22 2019-01-01 友達光電股份有限公司 主動元件基板及其製造方法
CN110809825A (zh) * 2017-12-15 2020-02-18 深圳市柔宇科技有限公司 薄膜晶体管及制备方法、显示装置
KR102553881B1 (ko) * 2018-06-01 2023-07-07 삼성전자주식회사 박막 트랜지스터 및 그 제조 방법과 이를 포함하는 박막 트랜지스터 표시판 및 전자 장치
CN111293072B (zh) * 2018-12-10 2023-06-20 联华电子股份有限公司 半导体元件及其制作方法
EP3910688A1 (en) * 2019-01-07 2021-11-17 BOE Technology Group Co., Ltd. Thin film transistor and manufacturing method therefor, array substrate and manufacturing method therefor, and display apparatus
CN110010698B (zh) 2019-04-09 2022-07-29 合肥鑫晟光电科技有限公司 薄膜晶体管及其制备方法、显示基板、显示装置
KR20200142638A (ko) * 2019-06-12 2020-12-23 삼성디스플레이 주식회사 표시 장치
CN110729359A (zh) * 2019-10-25 2020-01-24 深圳市华星光电半导体显示技术有限公司 一种薄膜晶体管、显示面板及薄膜晶体管的制作方法
CN110931514B (zh) * 2019-11-29 2022-04-08 云谷(固安)科技有限公司 阵列基板和显示面板
CN110993620A (zh) * 2019-12-05 2020-04-10 深圳市华星光电半导体显示技术有限公司 阵列基板及其制备方法、显示面板
US12021150B2 (en) * 2022-05-05 2024-06-25 Taiwan Semiconductor Manufacturing Company, Ltd. Transistor structure having improved electrode conductance and method for manufacturing the same
CN115084167A (zh) * 2022-07-14 2022-09-20 Tcl华星光电技术有限公司 一种显示面板

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006245371A (ja) * 2005-03-04 2006-09-14 Toppan Printing Co Ltd 薄膜トランジスタおよびその製造方法
CN103762167A (zh) * 2011-12-31 2014-04-30 广东中显科技有限公司 一种搭桥晶粒多晶硅薄膜晶体管及其制造方法
US20140209913A1 (en) * 2012-01-12 2014-07-31 Boe Technology Group Co., Ltd. Array Substrate And Display Device Comprising The Same
CN104269414A (zh) * 2014-09-25 2015-01-07 合肥京东方光电科技有限公司 一种阵列基板及其制作方法、显示装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100641002B1 (ko) * 2004-04-30 2006-11-02 엘지.필립스 엘시디 주식회사 액정 표시 장치
KR101002347B1 (ko) * 2004-06-24 2010-12-21 엘지디스플레이 주식회사 수평 전계 인가형 박막 트랜지스터 기판 및 그 제조 방법
CN106024909B (zh) * 2016-07-27 2021-01-26 京东方科技集团股份有限公司 薄膜晶体管及其制备方法、阵列基板和显示装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006245371A (ja) * 2005-03-04 2006-09-14 Toppan Printing Co Ltd 薄膜トランジスタおよびその製造方法
CN103762167A (zh) * 2011-12-31 2014-04-30 广东中显科技有限公司 一种搭桥晶粒多晶硅薄膜晶体管及其制造方法
US20140209913A1 (en) * 2012-01-12 2014-07-31 Boe Technology Group Co., Ltd. Array Substrate And Display Device Comprising The Same
CN104269414A (zh) * 2014-09-25 2015-01-07 合肥京东方光电科技有限公司 一种阵列基板及其制作方法、显示装置

Also Published As

Publication number Publication date
CN106024909A (zh) 2016-10-12
US20180294361A1 (en) 2018-10-11
WO2018018893A1 (zh) 2018-02-01
US10566461B2 (en) 2020-02-18

Similar Documents

Publication Publication Date Title
CN106024909B (zh) 薄膜晶体管及其制备方法、阵列基板和显示装置
US9018038B2 (en) Array substrate for liquid crystal display and method for manufacturing the same
KR101226974B1 (ko) 액정표시장치용 어레이 기판 및 그 제조 방법
EP3041048A1 (en) Array substrate and manufacturing method therefor, and display device
US9356153B2 (en) Thin film transistor, display panel having the same and method of manufacturing the same
US20100133541A1 (en) Thin film transistor array substrate, its manufacturing method, and liquid crystal display device
WO2001033292A1 (fr) Dispositif d'affichage a cristaux liquides
US7709850B2 (en) Pixel structure and fabrication method thereof
KR20060135179A (ko) 프린지 필드 스위칭 모드 액정표시장치 제조방법
WO2015010397A1 (zh) 阵列基板及其制造方法、显示装置
CN103309105A (zh) 阵列基板及其制备方法、显示装置
US9876085B2 (en) Array substrate, manufacturing method thereof and liquid crystal display
KR20030058334A (ko) 횡전계방식 액정표시장치용 어레이기판과 그 제조방법
US9524989B2 (en) Array substrate and method of manufacturing the same, and liquid crystal display screen
US10598995B2 (en) Array substrate, fabrication method, and corresponding display panel and electronic device
WO2017206697A1 (zh) 一种阵列基板、显示面板及显示装置
KR101136296B1 (ko) 폴리 실리콘형 박막 트랜지스터와 그를 가지는 폴리실리콘형 박막트랜지스터 기판 및 그 제조 방법
CN103219341B (zh) 一种阵列基板及制备方法、显示装置
US9348184B2 (en) Liquid crystal display device, array substrate and method for manufacturing the same
CN112631031B (zh) 阵列基板及其制备方法、显示装置
CN203445120U (zh) 一种阵列基板及显示装置
KR101267071B1 (ko) 액정 표시장치용 박막 트랜지스터 기판 및 이의 제조 방법
KR20020058917A (ko) 박막트랜지스터 및 그 제조방법
KR101067526B1 (ko) 박막 트랜지스터 및 그 제조 방법
KR20110067369A (ko) 프린지 필드 스위칭 모드 액정표시장치용 어레이 기판 및 이의 제조방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant