CN103918074B - 微型表面安装装置封装 - Google Patents

微型表面安装装置封装 Download PDF

Info

Publication number
CN103918074B
CN103918074B CN201280054601.XA CN201280054601A CN103918074B CN 103918074 B CN103918074 B CN 103918074B CN 201280054601 A CN201280054601 A CN 201280054601A CN 103918074 B CN103918074 B CN 103918074B
Authority
CN
China
Prior art keywords
carrier
encapsulant
die
grinding
contact
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201280054601.XA
Other languages
English (en)
Chinese (zh)
Other versions
CN103918074A (zh
Inventor
阿宁迪亚·波达尔
冯涛
威尔·K·王
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of CN103918074A publication Critical patent/CN103918074A/zh
Application granted granted Critical
Publication of CN103918074B publication Critical patent/CN103918074B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/145—Organic substrates, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64—Impedance arrangements
    • H01L2223/66—High-frequency adaptations
    • H01L2223/6661—High-frequency adaptations for passive devices
    • H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73267—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Dicing (AREA)
CN201280054601.XA 2011-11-22 2012-11-21 微型表面安装装置封装 Active CN103918074B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/303,053 2011-11-22
US13/303,053 US8450151B1 (en) 2011-11-22 2011-11-22 Micro surface mount device packaging
PCT/US2012/066272 WO2013078323A1 (en) 2011-11-22 2012-11-21 Micro surface mount device packaging

Publications (2)

Publication Number Publication Date
CN103918074A CN103918074A (zh) 2014-07-09
CN103918074B true CN103918074B (zh) 2017-06-09

Family

ID=48426012

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201280054601.XA Active CN103918074B (zh) 2011-11-22 2012-11-21 微型表面安装装置封装

Country Status (4)

Country Link
US (1) US8450151B1 (enExample)
JP (1) JP6576038B2 (enExample)
CN (1) CN103918074B (enExample)
WO (1) WO2013078323A1 (enExample)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101970291B1 (ko) * 2012-08-03 2019-04-18 삼성전자주식회사 반도체 패키지의 제조 방법
US8963336B2 (en) 2012-08-03 2015-02-24 Samsung Electronics Co., Ltd. Semiconductor packages, methods of manufacturing the same, and semiconductor package structures including the same
US9269675B2 (en) * 2013-10-18 2016-02-23 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device and manufacturing method thereof
US9390993B2 (en) * 2014-08-15 2016-07-12 Broadcom Corporation Semiconductor border protection sealant
US9721799B2 (en) * 2014-11-07 2017-08-01 Advanced Semiconductor Engineering, Inc. Semiconductor package with reduced via hole width and reduced pad patch and manufacturing method thereof
US10079156B2 (en) 2014-11-07 2018-09-18 Advanced Semiconductor Engineering, Inc. Semiconductor package including dielectric layers defining via holes extending to component pads
CN106601628A (zh) * 2016-12-30 2017-04-26 通富微电子股份有限公司 一种芯片的封装方法及芯片封装结构
WO2018135707A1 (ko) * 2017-01-17 2018-07-26 주식회사 네패스 반도체 패키지 제조용 트레이
WO2018135706A1 (ko) * 2017-01-17 2018-07-26 주식회사 네패스 반도체 패키지의 제조 방법
WO2018135708A1 (ko) * 2017-01-17 2018-07-26 주식회사 네패스 반도체 패키지의 제조 방법
WO2018135705A1 (ko) * 2017-01-17 2018-07-26 주식회사 네패스 반도체 패키지의 제조 방법
KR101901988B1 (ko) * 2017-01-17 2018-09-27 주식회사 네패스 반도체 패키지의 제조 방법
EP3389085B1 (en) * 2017-04-12 2019-11-06 Nxp B.V. Method of making a plurality of packaged semiconductor devices
WO2020170002A1 (en) * 2019-02-23 2020-08-27 Chengdu Eswin Sip Technology Co., Ltd. Encapsulated fan-in semiconductor package with heat spreader and method of manufacturing the same
US11488931B2 (en) 2018-02-23 2022-11-01 Chengdu Eswin Sip Technology Co., Ltd. Encapsulated fan-in semiconductor package with heat spreader and method of manufacturing the same
US12230539B2 (en) 2018-08-01 2025-02-18 Texas Instruments Incorporated Wafer chip scale packaging with ball attach before repassivation
US10541220B1 (en) 2018-08-02 2020-01-21 Texas Instruments Incorporated Printed repassivation for wafer chip scale packaging
US11183460B2 (en) 2018-09-17 2021-11-23 Texas Instruments Incorporated Embedded die packaging with integrated ceramic substrate
US10650957B1 (en) 2018-10-31 2020-05-12 Texas Instruments Incorporated Additive deposition low temperature curable magnetic interconnecting layer for power components integration
US11031332B2 (en) 2019-01-31 2021-06-08 Texas Instruments Incorporated Package panel processing with integrated ceramic isolation
US10879155B2 (en) 2019-05-09 2020-12-29 Texas Instruments Incorporated Electronic device with double-sided cooling
CN114514605A (zh) * 2019-11-22 2022-05-17 华为技术有限公司 芯片封装、电子设备及芯片封装制备方法
KR102635853B1 (ko) * 2020-04-29 2024-02-13 주식회사 네패스라웨 반도체 패키지 및 이의 제조방법
KR102684002B1 (ko) * 2020-12-14 2024-07-11 주식회사 네패스 반도체 패키지 제조방법 및 이에 이용되는 가이드 프레임
CN113064333A (zh) * 2021-03-19 2021-07-02 北京智创芯源科技有限公司 一种微小晶片的光刻方法、晶片载片及光刻工装

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020004288A1 (en) * 2000-04-28 2002-01-10 Kazuo Nishiyama Chip-like electronic components, a method of manufacturing the same, a pseudo wafer therefor and a method of manufacturing thereof
US20050181540A1 (en) * 2002-03-06 2005-08-18 Farnworth Warren M. Semiconductor component and system having thinned, encapsulated dice
US20060273451A1 (en) * 2005-06-01 2006-12-07 Tdk Corporation Semiconductor IC and its manufacturing method, and module with embedded semiconductor IC and its manufacturing method
CN101924039A (zh) * 2009-06-15 2010-12-22 日月光半导体制造股份有限公司 半导体封装件及其制造方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2738568B2 (ja) * 1989-09-06 1998-04-08 新光電気工業株式会社 半導体チップモジュール
US5384691A (en) 1993-01-08 1995-01-24 General Electric Company High density interconnect multi-chip modules including embedded distributed power supply elements
US6054772A (en) 1998-04-29 2000-04-25 National Semiconductor Corporation Chip sized package
JP4526651B2 (ja) * 1999-08-12 2010-08-18 富士通セミコンダクター株式会社 半導体装置
US6825108B2 (en) * 2002-02-01 2004-11-30 Broadcom Corporation Ball grid array package fabrication with IC die support structures
JP2003298005A (ja) * 2002-02-04 2003-10-17 Casio Comput Co Ltd 半導体装置およびその製造方法
JP2003297977A (ja) * 2002-03-28 2003-10-17 Sanyu Rec Co Ltd 電子部品の製造方法
US6803303B1 (en) * 2002-07-11 2004-10-12 Micron Technology, Inc. Method of fabricating semiconductor component having encapsulated, bonded, interconnect contacts
US6936929B1 (en) 2003-03-17 2005-08-30 National Semiconductor Corporation Multichip packages with exposed dice
US8030138B1 (en) 2006-07-10 2011-10-04 National Semiconductor Corporation Methods and systems of packaging integrated circuits
JP2008300560A (ja) * 2007-05-30 2008-12-11 Sony Corp 半導体装置及びその製造方法
US8018050B2 (en) 2007-11-01 2011-09-13 National Semiconductor Corporation Integrated circuit package with integrated heat sink
US7749809B2 (en) 2007-12-17 2010-07-06 National Semiconductor Corporation Methods and systems for packaging integrated circuits
US20090212428A1 (en) * 2008-02-22 2009-08-27 Advanced Chip Engineering Technology Inc. Re-distribution conductive line structure and the method of forming the same
JP5075890B2 (ja) 2008-09-03 2012-11-21 株式会社東芝 半導体装置及び半導体装置の製造方法
JP2010219489A (ja) * 2009-02-20 2010-09-30 Toshiba Corp 半導体装置およびその製造方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020004288A1 (en) * 2000-04-28 2002-01-10 Kazuo Nishiyama Chip-like electronic components, a method of manufacturing the same, a pseudo wafer therefor and a method of manufacturing thereof
US20050181540A1 (en) * 2002-03-06 2005-08-18 Farnworth Warren M. Semiconductor component and system having thinned, encapsulated dice
US20060273451A1 (en) * 2005-06-01 2006-12-07 Tdk Corporation Semiconductor IC and its manufacturing method, and module with embedded semiconductor IC and its manufacturing method
CN101924039A (zh) * 2009-06-15 2010-12-22 日月光半导体制造股份有限公司 半导体封装件及其制造方法

Also Published As

Publication number Publication date
JP2015504608A (ja) 2015-02-12
US8450151B1 (en) 2013-05-28
CN103918074A (zh) 2014-07-09
US20130127043A1 (en) 2013-05-23
JP6576038B2 (ja) 2019-09-18
WO2013078323A1 (en) 2013-05-30

Similar Documents

Publication Publication Date Title
CN103918074B (zh) 微型表面安装装置封装
TWI832448B (zh) 半導體裝置及其製造方法
US20130127044A1 (en) Micro surface mount device packaging
TWI751530B (zh) 半導體裝置之製造方法
US8669140B1 (en) Method of forming stacked die package using redistributed chip packaging
US8916421B2 (en) Semiconductor device packaging having pre-encapsulation through via formation using lead frames with attached signal conduits
TWI585939B (zh) 晶圓級堆疊晶片封裝及製造其之方法
TWI512848B (zh) 封裝結構性元件
CN107808856B (zh) 半导体封装结构及其制造方法
CN102244012B (zh) 半导体器件及其制造方法
US8552540B2 (en) Wafer level package with thermal pad for higher power dissipation
CN111403368B (zh) 半导体封装体
CN107134438A (zh) 半导体器件和在半导体管芯周围形成绝缘层的方法
US20100148357A1 (en) Method of packaging integrated circuit dies with thermal dissipation capability
US20130154091A1 (en) Semiconductor device packaging using encapsulated conductive balls for package-on-package back side coupling
TW202249195A (zh) 半導體封裝以及製造其之方法
CN105655305A (zh) 半导体封装及其制备方法
WO2010058646A1 (ja) 半導体パッケージおよびその製造方法
CN102543772A (zh) 结合晶片级不同尺寸半导体管芯的方法和半导体器件
JP2008277570A (ja) 半導体装置及びその製造方法
KR101045557B1 (ko) 반도체 패키지 및 그 제조 방법
CN107611100A (zh) 整合扇出型封装及其制造方法
CN209691749U (zh) 多芯片模块封装件
US8586450B2 (en) Process for fabricating semiconductor devices and a semiconductor device comprising a chip with through-vias
TWI879337B (zh) 封裝劑定義的平面網格陣列（ｌｇａ）封裝及其製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant