CN101461043A - 半导体装置及半导体装置的制造方法 - Google Patents
半导体装置及半导体装置的制造方法 Download PDFInfo
- Publication number
- CN101461043A CN101461043A CNA2007800206271A CN200780020627A CN101461043A CN 101461043 A CN101461043 A CN 101461043A CN A2007800206271 A CNA2007800206271 A CN A2007800206271A CN 200780020627 A CN200780020627 A CN 200780020627A CN 101461043 A CN101461043 A CN 101461043A
- Authority
- CN
- China
- Prior art keywords
- film
- fluorine
- copper
- wiring
- heat treatment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
- H10W20/425—Barrier, adhesion or liner layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6326—Deposition processes
- H10P14/6328—Deposition from the gas or vapour phase
- H10P14/6334—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H10P14/6336—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/65—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials
- H10P14/6502—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed before formation of the materials
- H10P14/6506—Formation of intermediate materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
- H10W20/035—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics combinations of barrier, adhesion or liner layers, e.g. multi-layered barrier layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/45—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their insulating parts
- H10W20/47—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their insulating parts comprising two or more dielectric layers having different properties, e.g. different dielectric constants
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/45—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their insulating parts
- H10W20/48—Insulating materials thereof
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/68—Organic materials, e.g. photoresists
- H10P14/683—Organic materials, e.g. photoresists carbon-based polymeric organic materials, e.g. polyimides, poly cyclobutene or PVC
- H10P14/687—Organic materials, e.g. photoresists carbon-based polymeric organic materials, e.g. polyimides, poly cyclobutene or PVC the materials being fluorocarbon compounds, e.g. (CHxFy) n or polytetrafluoroethylene
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006174429A JP5194393B2 (ja) | 2006-06-23 | 2006-06-23 | 半導体装置の製造方法 |
| JP174429/2006 | 2006-06-23 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101461043A true CN101461043A (zh) | 2009-06-17 |
Family
ID=38833277
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNA2007800206271A Pending CN101461043A (zh) | 2006-06-23 | 2007-06-06 | 半导体装置及半导体装置的制造方法 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US20090134518A1 (https=) |
| EP (1) | EP2034517A4 (https=) |
| JP (1) | JP5194393B2 (https=) |
| KR (1) | KR20090003368A (https=) |
| CN (1) | CN101461043A (https=) |
| IL (1) | IL195951A0 (https=) |
| TW (1) | TW200811953A (https=) |
| WO (1) | WO2007148535A1 (https=) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106660260A (zh) * | 2014-08-04 | 2017-05-10 | 捷客斯能源株式会社 | 具有凹凸图案的构件的制造方法 |
| CN106716622A (zh) * | 2014-11-18 | 2017-05-24 | 三菱电机株式会社 | 信号传送绝缘设备以及功率半导体模块 |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20120049239A (ko) * | 2009-06-26 | 2012-05-16 | 도쿄엘렉트론가부시키가이샤 | 플라즈마 처리 방법 |
| JP5364765B2 (ja) | 2011-09-07 | 2013-12-11 | 東京エレクトロン株式会社 | 半導体装置及び半導体装置の製造方法 |
| US8691709B2 (en) | 2011-09-24 | 2014-04-08 | Tokyo Electron Limited | Method of forming metal carbide barrier layers for fluorocarbon films |
| JP2015195282A (ja) * | 2014-03-31 | 2015-11-05 | 東京エレクトロン株式会社 | 成膜方法、半導体製造方法及び半導体装置 |
| JP5778820B1 (ja) * | 2014-04-09 | 2015-09-16 | 日本特殊陶業株式会社 | スパークプラグ |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03140496A (ja) * | 1989-10-25 | 1991-06-14 | Daido Steel Co Ltd | 母材の表面着色方法 |
| JP3158598B2 (ja) * | 1991-02-26 | 2001-04-23 | 日本電気株式会社 | 半導体装置およびその製造方法 |
| JP4355039B2 (ja) * | 1998-05-07 | 2009-10-28 | 東京エレクトロン株式会社 | 半導体装置及び半導体装置の製造方法 |
| JP2000208622A (ja) * | 1999-01-12 | 2000-07-28 | Tokyo Electron Ltd | 半導体装置及びその製造方法 |
| DE60037395T2 (de) * | 1999-03-09 | 2008-11-27 | Tokyo Electron Ltd. | Herstellung eines halbleiter-bauelementes |
| JP4260764B2 (ja) * | 1999-03-09 | 2009-04-30 | 東京エレクトロン株式会社 | 半導体装置の製造方法 |
| EP1077479A1 (en) * | 1999-08-17 | 2001-02-21 | Applied Materials, Inc. | Post-deposition treatment to enchance properties of Si-O-C low K film |
| JP2004509467A (ja) * | 2000-09-18 | 2004-03-25 | エーシーエム リサーチ,インコーポレイティド | 超低誘電率誘電体と金属の組み合わせ |
| JP3817463B2 (ja) * | 2001-11-12 | 2006-09-06 | 新光電気工業株式会社 | 多層配線基板の製造方法 |
| JP2005026386A (ja) * | 2003-07-01 | 2005-01-27 | Matsushita Electric Ind Co Ltd | 半導体装置 |
| JP4413556B2 (ja) * | 2003-08-15 | 2010-02-10 | 東京エレクトロン株式会社 | 成膜方法、半導体装置の製造方法 |
| JP2005109138A (ja) | 2003-09-30 | 2005-04-21 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
| JP4715207B2 (ja) * | 2004-01-13 | 2011-07-06 | 東京エレクトロン株式会社 | 半導体装置の製造方法及び成膜システム |
| JP4194521B2 (ja) | 2004-04-07 | 2008-12-10 | 東京エレクトロン株式会社 | 半導体装置の製造方法 |
| JP4555143B2 (ja) * | 2004-05-11 | 2010-09-29 | 東京エレクトロン株式会社 | 基板の処理方法 |
| US20060113675A1 (en) * | 2004-12-01 | 2006-06-01 | Chung-Liang Chang | Barrier material and process for Cu interconnect |
| JP2006190884A (ja) * | 2005-01-07 | 2006-07-20 | Toshiba Corp | 半導体装置及び半導体装置の製造方法 |
| JP2006135363A (ja) * | 2006-02-14 | 2006-05-25 | Renesas Technology Corp | 半導体装置および半導体装置の製造方法 |
-
2006
- 2006-06-23 JP JP2006174429A patent/JP5194393B2/ja not_active Expired - Fee Related
-
2007
- 2007-06-06 EP EP07744793A patent/EP2034517A4/en not_active Withdrawn
- 2007-06-06 WO PCT/JP2007/061450 patent/WO2007148535A1/ja not_active Ceased
- 2007-06-06 KR KR1020087029046A patent/KR20090003368A/ko not_active Abandoned
- 2007-06-06 US US12/305,049 patent/US20090134518A1/en not_active Abandoned
- 2007-06-06 CN CNA2007800206271A patent/CN101461043A/zh active Pending
- 2007-06-23 TW TW096122758A patent/TW200811953A/zh unknown
-
2008
- 2008-12-15 IL IL195951A patent/IL195951A0/en unknown
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106660260A (zh) * | 2014-08-04 | 2017-05-10 | 捷客斯能源株式会社 | 具有凹凸图案的构件的制造方法 |
| CN106716622A (zh) * | 2014-11-18 | 2017-05-24 | 三菱电机株式会社 | 信号传送绝缘设备以及功率半导体模块 |
| CN106716622B (zh) * | 2014-11-18 | 2019-07-05 | 三菱电机株式会社 | 信号传送绝缘设备以及功率半导体模块 |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2007148535A1 (ja) | 2007-12-27 |
| JP2008004841A (ja) | 2008-01-10 |
| IL195951A0 (en) | 2009-09-01 |
| US20090134518A1 (en) | 2009-05-28 |
| KR20090003368A (ko) | 2009-01-09 |
| EP2034517A1 (en) | 2009-03-11 |
| JP5194393B2 (ja) | 2013-05-08 |
| EP2034517A4 (en) | 2010-07-21 |
| TW200811953A (en) | 2008-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102542758B1 (ko) | 상호접속부를 위한 루테늄 금속 피처 충전 | |
| JP5674669B2 (ja) | ルテニウム金属キャップ層を形成する方法 | |
| JP6793711B2 (ja) | 選択的にエッチングされた自己整合ビアプロセス | |
| TWI827553B (zh) | 用於內連線的釕金屬特徵部填補 | |
| CN101647110B (zh) | 半导体器件及其制造方法 | |
| CN101399169B (zh) | 成膜方法、成膜装置、存储介质以及半导体装置 | |
| CN101548368A (zh) | 非晶碳膜、半导体装置、成膜方法、成膜装置和存储介质 | |
| TW200818269A (en) | Method of forming film, film forming device and memory medium as well as semiconductor device | |
| CN101461043A (zh) | 半导体装置及半导体装置的制造方法 | |
| US20100090315A1 (en) | Film forming method, film forming apparatus, storage medium and semiconductor device | |
| CN111128863A (zh) | 半导体互连结构和形成半导体结构的方法 | |
| TW202111870A (zh) | 用於混成特徵金屬化之方法與設備 | |
| JP3737366B2 (ja) | 半導体装置及びその製造方法 | |
| JP4753467B2 (ja) | 半導体デバイス内の固定電荷を低減する方法 | |
| US20150130064A1 (en) | Methods of manufacturing semiconductor devices and a semiconductor structure | |
| US8691709B2 (en) | Method of forming metal carbide barrier layers for fluorocarbon films | |
| JP3998937B2 (ja) | 銅金属化プロセスにおけるTaCNバリア層の製造方法 | |
| CN119361429A (zh) | 氮化钛薄膜及金属互连结构的制备方法 | |
| KR20240161305A (ko) | 금속막 구조물의 형성 방법 | |
| CN121149088A (zh) | 互连结构及其制作方法 | |
| KR20160138078A (ko) | 성막 방법, 반도체 장치 제조 방법 및 반도체 장치 | |
| WO2012129122A1 (en) | Method for controlling dangling bonds in fluorocarbon films |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20090617 |