WO2007148535A1 - 半導体装置及び半導体装置の製造方法 - Google Patents
半導体装置及び半導体装置の製造方法 Download PDFInfo
- Publication number
- WO2007148535A1 WO2007148535A1 PCT/JP2007/061450 JP2007061450W WO2007148535A1 WO 2007148535 A1 WO2007148535 A1 WO 2007148535A1 JP 2007061450 W JP2007061450 W JP 2007061450W WO 2007148535 A1 WO2007148535 A1 WO 2007148535A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- film
- fluorine
- semiconductor device
- copper
- heat treatment
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02118—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
- H01L21/0212—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC the material being fluoro carbon compounds, e.g.(CFx) n, (CHxFy) n or polytetrafluoroethylene
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02304—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment formation of intermediate layers, e.g. buffer layers, layers to improve adhesion, lattice match or diffusion barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/312—Organic layers, e.g. photoresist
- H01L21/3127—Layers comprising fluoro (hydro)carbon compounds, e.g. polytetrafluoroethylene
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76846—Layer combinations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
- H01L23/53295—Stacked insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- a fluorine-added carbon film is used as an insulating film, for example, an interlayer insulating film.
- the present invention relates to a semiconductor device in which copper wiring is formed in the insulating film and a method for manufacturing the same.
- JP-A-2005-109138 describes tantalum (Ta), tantalum nitride (TaN), and the like as a noria film for preventing copper diffusion.
- a film (SiCOH film) containing silicon, carbon, oxygen, and hydrogen that has a low relative dielectric constant is drawing attention.
- the present inventors are considering the use of a fluorine-added carbon film (fluorocarbon film) that is a compound of carbon (C) and fluorine (F), which has a lower dielectric constant than that of the SiCOH film.
- the fluorine-added carbon film has such a property that fluorine is easily desorbed by heating.
- a heat treatment of, for example, about 400 ° C is performed in order to stabilize defects in crystals inside the semiconductor device.
- a fluorine-added carbon film is used as the insulating film, and the copper wiring force is also used to suppress copper diffusion into the insulating film.
- the fluorine is diffused into the tantalum film by heat treatment, and fluorine is diffused into the tantalum film by the heat treatment, thereby producing tantalum fluoride (TaF5).
- This tantalum fluoride will evaporate during the above heat treatment with high vapor pressure. For this reason, the density of the tantalum film is lowered and the barrier performance against copper is lowered.
- the sheet resistance increases, and the adhesion between the fluorinated carbon film and the tantalum film also deteriorates.
- the present invention provides a semiconductor device in which a fluorine-added carbon film is used as an insulating film, for example, an interlayer insulating film, and a copper wiring is formed in the insulating film. It is an object of the present invention to provide a semiconductor device capable of effectively suppressing diffusion of fluorine and copper between an insulating film and a copper wiring, and a manufacturing method thereof.
- the present invention relates to a substrate, an insulating film made of a fluorine-added carbon film formed on the substrate, a copper wiring embedded in the insulating film, and a gap between the insulating film and the copper wiring.
- the barrier film is formed between a first film made of titanium for suppressing fluorine diffusion, and between the first film and the copper wiring. And a second film having a tantalum force for suppressing copper diffusion.
- the present invention provides a step of forming an insulating film made of a fluorine-added carbon film on a substrate, a step of forming a recess in the insulating film, and a first film having a titanium force in the recess.
- FIG. 1A to FIG. 1C are cross-sectional views of a semiconductor device for explaining an embodiment of a method for manufacturing the semiconductor device according to the present invention.
- FIG. 2A to 2C are cross-sectional views of a semiconductor device for explaining an embodiment of a semiconductor device manufacturing method according to the present invention, following FIG. 1C.
- FIG. 3A and FIG. 3B are cross-sectional views of a semiconductor device for explaining an embodiment of a semiconductor device manufacturing method according to the present invention, following FIG. 2C.
- FIG. 4 is a schematic longitudinal sectional view showing an example of a manufacturing apparatus for carrying out the semiconductor device manufacturing method according to the present invention.
- FIG. 5 is a schematic cross-sectional view of wafers 1 to 6 used in each experiment.
- FIG. 6 is a characteristic diagram showing the results of wafer 3 in Experiment 3.
- FIG. 7 is a characteristic diagram showing the results of wafer 6 in Experiment 3.
- FIG. 8A is a characteristic diagram showing a result of the experiment 4 before the heat treatment.
- FIG. 8B is a characteristic diagram showing the results after the heat treatment in Experiment 4.
- the (n + 1) -th wiring is formed on the n-th wiring layer (n is an integer of 1 or more), which also has copper, for example, in the insulating film on the substrate.
- n is an integer of 1 or more
- FIG. 1A shows a substrate, for example, a semiconductor wafer (hereinafter referred to as WENO) in which a Cu wiring 61 as an nth wiring layer is formed in a fluorine-added carbon film (hereinafter referred to as “CF film”) 60 as an insulating film. )
- WENO semiconductor wafer
- CF film fluorine-added carbon film
- FIG. 1A shows a substrate, for example, a semiconductor wafer (hereinafter referred to as WENO) in which a Cu wiring 61 as an nth wiring layer is formed in a fluorine-added carbon film (hereinafter referred to as “CF film”) 60 as an insulating film. )
- CF film fluorine-added carbon film
- FIG. 1A shows a substrate, for example, a semiconductor wafer (hereinafter referred to as WENO) in which a Cu wiring 61 as an nth wiring layer is formed in a fluorine-added carbon film (hereinafter
- a film-forming gas of a compound containing carbon and fluorine for example, C
- the atmosphere in which the F gas is turned into plasma and the wafer W is placed is the plasma atmosphere.
- an interlayer insulating film made of the CF film 70 is formed with a film thickness of, for example, 200 nm.
- the CF film 70 is subjected to dry etching using a conventional technique such as a photoresist mask or a node mask, as shown in FIG. 1C. Is formed. Here, detailed description of these steps is omitted.
- a Ti film 74 which is a first film forming a part of the noria film 78 is formed on the entire surface of the wafer W by, for example, sputtering.
- ions of Ar or the like are bombarded against the Ti target, so that titanium fine particles are generated and separated from the Ti target, and the surface of the wafer W (the exposed surface of the CF film 70 and the Cu wiring) 61), and a Ti film 74 is formed.
- this Ti film 74 is a film having a barrier function that suppresses diffusion of fluorine in the CF film 70 to the upper layer side of the Ti film 74.
- a film thickness of about 3 to: LOnm is sufficient. A barrier function is obtained.
- a Ta film 75 as a second film is formed on the surface of the Ti film 74.
- the Ta film 75 is formed using a sputtering apparatus in the same manner as the Ti film 74 described above.
- the film thickness is preferably about 5 to: LOnm.
- the Ta film 75 is a film having a barrier function that suppresses diffusion of copper in the Cu wiring 76 in contact with the Ta film 75 to the Ti film 74 side.
- the barrier film 78 composed of the Ti film 74 and the Ta film 75 is formed.
- the Cu wiring 76 is embedded.
- the Cu wiring 76 may be formed by a CVD method using a gas obtained by vaporizing an organic material containing copper.
- it may be formed by forming a copper seed layer by an electroless plating method and using this as an electrode to perform electrolytic plating.
- the Ti film 74, Ta film 75, and Cu wiring 76 formed on the upper surface of the CF film 70 are removed by, for example, polishing called CMP (Chemical Mechanical Polishing) to obtain an (n + 1) layer.
- Cu wirings 76 for the eyes are formed (see FIG. 3A).
- a barrier film 64 made of an insulating film such as a SiN film is formed on the surface of the wafer W (see FIG. 3B).
- circuits for a predetermined hierarchy are formed. Then, after the manufacture of the desired semiconductor device (multilayer wiring structure) is completed, a heat treatment at, for example, 400 ° C. is performed in order to terminate the crystal defects in the semiconductor device and stabilize the physical properties.
- the (n + 1) -th layer wiring structure will be described.
- the Ti film 74 as the first film
- the second film The Ta film 75, which is a film, is laminated in the order of the CF film 70 side force to form the noria film 78.
- fluorine is transferred from the CF film 70 to the Ta film 75 or Cu wiring 76. Further, it is possible to suppress the diffusion of copper into the Ti film 74 and the CF film 70 from the Cu wiring 76.
- the Ti film 74 and the Ta film 75 do not cause a chemical reaction at about 400 ° C., and thus do not form an alloy (do not mix with each other). For this reason, the above-described Noria performance can be maintained even after the heat treatment.
- the Ti film 74 and the Ta film 75 are each as thin as about lOnm or less. That is, the entire thickness of the barrier film 78 can be suppressed to 20 nm or less. For this reason, there is no possibility of preventing the thinning of the semiconductor device.
- the film forming apparatus 10 includes a processing container 11 that is a vacuum chamber, a mounting table 12 that includes temperature control means, and a bias for 13.56 MHz, for example, connected to the mounting table 12. High frequency power supply 13.
- a first gas supply unit 14 having a substantially circular shape, for example, an alumina is provided on the upper part of the processing vessel 11 so as to face the mounting table 12.
- a number of first gas supply holes 15 are formed on the surface of the first gas supply unit 14 facing the mounting table 12.
- the first gas supply hole 15 generates plasma through the gas flow path 16 and the first gas supply path 17.
- a rare gas supply source such as argon (Ar) gas.
- a second gas supply unit 18 made of, for example, a substantially circular conductor is provided between the mounting table 12 and the first gas supply unit 14.
- a number of second gas supply holes 19 are formed on the surface of the second gas supply unit 18 facing the mounting table 12.
- a gas flow path 20 communicating with the second gas supply hole 19 is formed inside the second gas supply section 18, and the gas flow path 20 is connected via a second gas supply path 21.
- raw material gas such as CF gas
- a large number of openings 22 are formed in the second gas supply unit 18 so as to penetrate the second gas supply unit 18 vertically.
- the opening 22 does not communicate with the second gas supply hole 19 in the second gas supply unit 18, and causes the plasma generated above the second gas supply unit 18 to pass through the second gas supply unit 18.
- 18 is provided for passing through the space below 18.
- the opening 22 is formed between two adjacent second gas supply holes 19.
- a ring-shaped opening surrounding the mounting table 12 is provided at the lower end of the processing container 11, and a vacuum exhaust means 27 is connected to the opening via an exhaust pipe 26.
- an antenna unit 30 is provided above the first gas supply unit 14 via a cover plate 28 made of a dielectric such as alumina.
- the antenna unit 30 includes a circular antenna body 31 and a planar antenna member (slit plate) 32 embedded in the lower end of the antenna body 31.
- the planar antenna member 32 is formed with a large number of slits (not shown) for generating circular flat waves.
- the antenna main body 31 and the planar antenna member 32 are made of a conductor to form a flat hollow circular waveguide.
- a slow phase plate 33 made of a low-loss dielectric material such as alumina, oxide silicon, or nitride nitride. Yes.
- This retardation plate 33 is for shortening the wavelength of the microwave and shortening the in-tube wavelength in the circular waveguide.
- the antenna unit 30 configured as described above is connected to a microwave generation unit 34 that generates a microwave having a frequency of, for example, 2.45 GHz or 8.4 GHz via a coaxial waveguide 35. It has been continued.
- the waveguide 35A outside the coaxial waveguide 35 is connected to the antenna body 31, and the central conductor 35B of the coaxial waveguide 35 is connected to the planar antenna through the opening formed in the slow phase plate 33. Connected to member 32.
- the wafer W is loaded into the processing container 11 and placed on the mounting table 12. Then, the inside of the processing container 11 is evacuated by using the vacuum exhaust means 27, and, for example, Ar gas and F gas are supplied into the processing container 11 at a predetermined flow rate. And the inside of the processing container 11 is predetermined.
- the wafer W is heated by the temperature control means provided on the mounting table 12.
- a high frequency (microwave) with a frequency of 2.45 GHz is further formed on the planar antenna member 32 from the microwave generating means 34 via the cover plate 28 and the first gas supply unit 14. It radiates
- This microwave excites high-density and uniform Ar gas plasma in the space between the first gas supply unit 14 and the second gas supply unit 18.
- C F gas released from the second gas supply unit 18 toward the mounting table 12 flows from the upper side through the opening 22.
- This active species is deposited on the surface of the wafer W, and the CF film 70 is formed on the noria film 64.
- the gas used as the raw material for the fluorinated carbon film is not limited to CF gas, CF gas,
- C F gas, C F gas, C F gas or C F gas may be used.
- the sputtering apparatus generally includes a Ti plate as a metal source for sputtering titanium by electric discharge, and forms a Ti film 74 by depositing titanium fine particles generated from the Ti plate cover. It is.
- Titanium fluoride has a high vapor pressure like tantalum fluoride described above
- the density of the Ti film 74 decreases and the sheet resistance increases S.
- titanium carbide is stable with low vapor pressure.
- the reaction proceeds by a heat treatment, for example, an annealing process after the completion of manufacturing the semiconductor device described above.
- the titanium carbide is selectively generated and the generation of titanium fluoride is suppressed, so that a decrease in the density of the Ti film 74 and an increase in sheet resistance can be suppressed.
- the Ti film 74 is not necessarily limited to a film formed by sputtering, and may be formed using another film forming method, for example, the film forming apparatus 10 described above.
- the Ta film 75 is formed.
- various known sputtering apparatuses can be used in the same manner as the Ti film 74 described above.
- the method for manufacturing a semiconductor device according to the present invention is not limited to the damascene method, and can also be applied to a method in which the Cu wiring 76 is formed first and then the CF film 70 is formed so as to surround the Cu wiring 76. It is.
- wafers 1 to 6 The schematic cross sections of the No. 1 to No. 6 Weno cages (hereinafter referred to as wafers 1 to 6) used in the experiment are shown.
- FIG. 1 This is shown in FIG.
- These wafers 1 to 6 have a common force in that a CF film 82 having a thickness of 150 nm is formed on the Si substrate 81, which is a bare silicon wafer for experiments, using the film forming apparatus 10 described above.
- the barrier film shown in Table 1 below is formed on the CF film 82 for each wafer.
- a Cu film 87 (not shown) was formed on the uppermost metal (Ta, Ni, Ti, etc.) by the method described above.
- each of the wafers 1 to 6 was subjected to heat treatment under the above conditions. And each wafer 1-6 was taken out in air
- the Ta film 84 is in direct contact with the CF film 82 based on a comparison with wafer 2. Can be derived that is not good.
- fluorine diffuses from the CF film 82 to the Ta film 84 by the heat treatment to generate tantalum fluoride having a high vapor pressure, and the sheet resistance is increased by evaporation of the tantalum fluoride. Conceivable.
- a Cu film 87 was formed on wafers 2, 3, 4, and 6 as in Experiment 1.
- each wafer was subjected to heat treatment under the above conditions. Then, the X-ray intensity of each metal was measured by X-ray fluorescence analysis (XRF), and the ratio of the number of metal atoms in each metal film before and after the heat treatment was determined. The results are shown in Table 3.
- the TaN film 86 on the wafer 2 and the Ni film 85 on the wafer 4 allow the fluorine from the CF film 82 to pass through slightly. For this reason, tantalum fluoride is generated in the Ta film 84 and evaporated. Conceivable.
- TEM transmission electron microscope
- a Cu film 87 (not shown) was formed on the uppermost metal on the wafer 3 and the wafer 6 by the method described above.
- each wafer was subjected to heat treatment under the above conditions.
- the amount of each element (Cu, Ta, Ni, F) in the depth direction was measured using a secondary ion mass spectrometer (SIMS).
- Figure 6 shows the results of elemental analysis of wafer 3 before and after heat treatment. Similarly, the results of elemental analysis of wafer 6 before and after heat treatment are shown in FIG.
- the secondary ion intensity of each element of the wafer 6 hardly changes before and after the heat treatment in the depth direction. In other words, no diffusion of Cu or F occurs, and it can be seen that the film is optimal as the Noria film force S barrier film of the wafer 6.
- FIG. 8A The experimental results before the heat treatment are shown in FIG. 8A, and the experimental results after the heat treatment are shown in FIG. 8B.
- FIG. 8A titanium carbide and acid fluoride are formed in the lower layer of the Ti film 83 before heat treatment.
- a peak attributed to titanium fluoride (TiOF) was confirmed.
- TiOF titanium fluoride
- FIG. 8B the peak intensity of titanium carbide increased after the heat treatment, but no change in the peak intensity of titanium oxyfluoride was observed. From this, it is considered that titanium carbide is selectively generated in the lower layer of the Ti film 83 by the heat treatment.
- the peak intensity of titanium oxyfluoride remained unchanged before and after the heat treatment. From this, it can be said that the fluorine in the CF film 82 diffuses throughout the thickness of the Ti film 83 when the Ti film 83 is formed, but the diffusion by the heat treatment did not proceed. I understand that. That is, it can be seen that the Ti film 83 works effectively as a fluorine film against fluorine.
- the peak Ti intensity of the upper layer of the Ti film 83 is reduced by the heat treatment. This is presumably because the upper layer of titanium was supplied to the lower layer because of the titanium carbide selectively generated in the lower layer of the Ti film 83.
- the Ti film 83 in contact with the CF film 82 forms, for example, titanium fluoride having a high vapor pressure in the same manner that the Ta film 84 of the wafer 1 forms tantalum fluoride having a high vapor pressure. Guessing can also hold. However, in practice, titanium carbide is selectively formed in the vicinity of the interface between the CF film 82 and the Ti film 83. In other words, while Ti and Ta are highly common metals such as refractory metals, the Ta film does not exhibit sufficient nooria for fluorine, and the Ti film exhibits good barrier properties for fluorine. .
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP07744793A EP2034517A4 (en) | 2006-06-23 | 2007-06-06 | SEMICONDUCTOR COMPONENT AND SEMICONDUCTOR COMPONENT MANUFACTURING METHOD |
US12/305,049 US20090134518A1 (en) | 2006-06-23 | 2007-06-06 | Semiconductor device and manufacturing method of semiconductor device |
IL195951A IL195951A0 (en) | 2006-06-23 | 2008-12-15 | Semiconductor device and manufacturing method of semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006174429A JP5194393B2 (ja) | 2006-06-23 | 2006-06-23 | 半導体装置の製造方法 |
JP2006-174429 | 2006-06-23 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2007148535A1 true WO2007148535A1 (ja) | 2007-12-27 |
Family
ID=38833277
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2007/061450 WO2007148535A1 (ja) | 2006-06-23 | 2007-06-06 | 半導体装置及び半導体装置の製造方法 |
Country Status (8)
Country | Link |
---|---|
US (1) | US20090134518A1 (ja) |
EP (1) | EP2034517A4 (ja) |
JP (1) | JP5194393B2 (ja) |
KR (1) | KR20090003368A (ja) |
CN (1) | CN101461043A (ja) |
IL (1) | IL195951A0 (ja) |
TW (1) | TW200811953A (ja) |
WO (1) | WO2007148535A1 (ja) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010151336A1 (en) * | 2009-06-26 | 2010-12-29 | Tokyo Electron Limited | Plasma treatment method |
JP5364765B2 (ja) | 2011-09-07 | 2013-12-11 | 東京エレクトロン株式会社 | 半導体装置及び半導体装置の製造方法 |
US8691709B2 (en) * | 2011-09-24 | 2014-04-08 | Tokyo Electron Limited | Method of forming metal carbide barrier layers for fluorocarbon films |
JP2015195282A (ja) * | 2014-03-31 | 2015-11-05 | 東京エレクトロン株式会社 | 成膜方法、半導体製造方法及び半導体装置 |
JP5778820B1 (ja) * | 2014-04-09 | 2015-09-16 | 日本特殊陶業株式会社 | スパークプラグ |
WO2016021533A1 (ja) * | 2014-08-04 | 2016-02-11 | Jx日鉱日石エネルギー株式会社 | 凹凸パターンを有する部材の製造方法 |
DE112015005198B4 (de) * | 2014-11-18 | 2023-05-17 | Mitsubishi Electric Corporation | Signalübertragungs-isoliereinrichtung und leistungshalbleitermodul |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005026386A (ja) * | 2003-07-01 | 2005-01-27 | Matsushita Electric Ind Co Ltd | 半導体装置 |
JP2005109138A (ja) | 2003-09-30 | 2005-04-21 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
JP2005223360A (ja) * | 1999-03-09 | 2005-08-18 | Tokyo Electron Ltd | 半導体装置の製造方法 |
JP2005302811A (ja) | 2004-04-07 | 2005-10-27 | Tokyo Electron Ltd | 半導体装置の製造方法 |
JP2006135363A (ja) * | 2006-02-14 | 2006-05-25 | Renesas Technology Corp | 半導体装置および半導体装置の製造方法 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03140496A (ja) * | 1989-10-25 | 1991-06-14 | Daido Steel Co Ltd | 母材の表面着色方法 |
JP3158598B2 (ja) * | 1991-02-26 | 2001-04-23 | 日本電気株式会社 | 半導体装置およびその製造方法 |
JP4355039B2 (ja) * | 1998-05-07 | 2009-10-28 | 東京エレクトロン株式会社 | 半導体装置及び半導体装置の製造方法 |
JP2000208622A (ja) * | 1999-01-12 | 2000-07-28 | Tokyo Electron Ltd | 半導体装置及びその製造方法 |
EP1146555B1 (en) * | 1999-03-09 | 2007-12-12 | Tokyo Electron Limited | Production method for a semiconductor device |
EP1077479A1 (en) * | 1999-08-17 | 2001-02-21 | Applied Materials, Inc. | Post-deposition treatment to enchance properties of Si-O-C low K film |
JP2004509467A (ja) * | 2000-09-18 | 2004-03-25 | エーシーエム リサーチ,インコーポレイティド | 超低誘電率誘電体と金属の組み合わせ |
JP3817463B2 (ja) * | 2001-11-12 | 2006-09-06 | 新光電気工業株式会社 | 多層配線基板の製造方法 |
JP4413556B2 (ja) * | 2003-08-15 | 2010-02-10 | 東京エレクトロン株式会社 | 成膜方法、半導体装置の製造方法 |
JP4715207B2 (ja) * | 2004-01-13 | 2011-07-06 | 東京エレクトロン株式会社 | 半導体装置の製造方法及び成膜システム |
JP4555143B2 (ja) * | 2004-05-11 | 2010-09-29 | 東京エレクトロン株式会社 | 基板の処理方法 |
US20060113675A1 (en) * | 2004-12-01 | 2006-06-01 | Chung-Liang Chang | Barrier material and process for Cu interconnect |
JP2006190884A (ja) * | 2005-01-07 | 2006-07-20 | Toshiba Corp | 半導体装置及び半導体装置の製造方法 |
-
2006
- 2006-06-23 JP JP2006174429A patent/JP5194393B2/ja not_active Expired - Fee Related
-
2007
- 2007-06-06 US US12/305,049 patent/US20090134518A1/en not_active Abandoned
- 2007-06-06 WO PCT/JP2007/061450 patent/WO2007148535A1/ja active Application Filing
- 2007-06-06 KR KR1020087029046A patent/KR20090003368A/ko active IP Right Grant
- 2007-06-06 EP EP07744793A patent/EP2034517A4/en not_active Withdrawn
- 2007-06-06 CN CNA2007800206271A patent/CN101461043A/zh active Pending
- 2007-06-23 TW TW096122758A patent/TW200811953A/zh unknown
-
2008
- 2008-12-15 IL IL195951A patent/IL195951A0/en unknown
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005223360A (ja) * | 1999-03-09 | 2005-08-18 | Tokyo Electron Ltd | 半導体装置の製造方法 |
JP2005026386A (ja) * | 2003-07-01 | 2005-01-27 | Matsushita Electric Ind Co Ltd | 半導体装置 |
JP2005109138A (ja) | 2003-09-30 | 2005-04-21 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
JP2005302811A (ja) | 2004-04-07 | 2005-10-27 | Tokyo Electron Ltd | 半導体装置の製造方法 |
JP2006135363A (ja) * | 2006-02-14 | 2006-05-25 | Renesas Technology Corp | 半導体装置および半導体装置の製造方法 |
Non-Patent Citations (1)
Title |
---|
See also references of EP2034517A4 |
Also Published As
Publication number | Publication date |
---|---|
CN101461043A (zh) | 2009-06-17 |
TW200811953A (en) | 2008-03-01 |
KR20090003368A (ko) | 2009-01-09 |
US20090134518A1 (en) | 2009-05-28 |
EP2034517A1 (en) | 2009-03-11 |
JP5194393B2 (ja) | 2013-05-08 |
EP2034517A4 (en) | 2010-07-21 |
JP2008004841A (ja) | 2008-01-10 |
IL195951A0 (en) | 2009-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102542758B1 (ko) | 상호접속부를 위한 루테늄 금속 피처 충전 | |
JP5674669B2 (ja) | ルテニウム金属キャップ層を形成する方法 | |
JP4734467B2 (ja) | 半導体装置の製造方法 | |
WO2007148535A1 (ja) | 半導体装置及び半導体装置の製造方法 | |
KR20010012742A (ko) | 응력 동조가능한 탄탈륨 및 탄탈륨 질화물 박막 | |
TW200818269A (en) | Method of forming film, film forming device and memory medium as well as semiconductor device | |
WO2010084759A1 (en) | Surface treatment for a fluorocarbon film | |
JP4473824B2 (ja) | 半導体装置の製造方法 | |
KR20040031013A (ko) | 반도체 장치 및 그 제조 방법 | |
JP5082411B2 (ja) | 成膜方法 | |
JP5268104B2 (ja) | 窒化金属膜、酸化金属膜、炭化金属膜またはその複合膜の製造方法、およびその製造装置 | |
JP2020536395A (ja) | 相互接続のためのルテニウム金属機能フィリング | |
US6479897B2 (en) | Semiconductor device having fluorine-added carbon dielectric film and method of fabricating the same | |
JP3737366B2 (ja) | 半導体装置及びその製造方法 | |
KR20180068328A (ko) | 구리 배선의 제조 방법 | |
WO2010082517A1 (ja) | 半導体装置とその製造方法 | |
TWI467067B (zh) | 改善間隙填充窗的銅表面電漿處理方法 | |
JP2006073612A (ja) | レジスト除去方法 | |
US20030214039A1 (en) | Method for fabricating semiconductor device having tertiary diffusion barrier layer for copper line | |
US8691709B2 (en) | Method of forming metal carbide barrier layers for fluorocarbon films |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200780020627.1 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07744793 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020087029046 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 195951 Country of ref document: IL |
|
WWE | Wipo information: entry into national phase |
Ref document number: 12305049 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007744793 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |