CN101119062B - 功率变换装置 - Google Patents

功率变换装置 Download PDF

Info

Publication number
CN101119062B
CN101119062B CN2007101013634A CN200710101363A CN101119062B CN 101119062 B CN101119062 B CN 101119062B CN 2007101013634 A CN2007101013634 A CN 2007101013634A CN 200710101363 A CN200710101363 A CN 200710101363A CN 101119062 B CN101119062 B CN 101119062B
Authority
CN
China
Prior art keywords
diode
grid
bipolar transistor
insulated gate
gate bipolar
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2007101013634A
Other languages
English (en)
Other versions
CN101119062A (zh
Inventor
K·H·赫斯恩
筱原益生
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of CN101119062A publication Critical patent/CN101119062A/zh
Application granted granted Critical
Publication of CN101119062B publication Critical patent/CN101119062B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203Particular design considerations for integrated circuits
    • H01L27/0248Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0255Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using diodes as protective elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/08Modifications for protecting switching circuit against overcurrent or overvoltage
    • H03K17/081Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit
    • H03K17/0812Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the control circuit
    • H03K17/08128Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the control circuit in composite switches
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/08Modifications for protecting switching circuit against overcurrent or overvoltage
    • H03K17/081Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit
    • H03K17/0814Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the output circuit
    • H03K17/08148Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the output circuit in composite switches
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/08Modifications for protecting switching circuit against overcurrent or overvoltage
    • H03K17/082Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit
    • H03K17/0828Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit in composite switches
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/567Circuits characterised by the use of more than one type of semiconductor device, e.g. BIMOS, composite devices such as IGBT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H01L2224/48139Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous wire daisy chain
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
    • H03K17/6871Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K2217/00Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
    • H03K2217/0027Measuring means of, e.g. currents through or voltages across the switch

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Conversion In General (AREA)
  • Inverter Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

本发明提供可防止静电引起绝缘栅双极型晶体管损坏的功率变换装置。本发明的功率变换装置内设有绝缘栅双极型晶体管和保护电路,保护电路具有在绝缘栅双极型晶体管的栅极和电流检测端之间互为反向地串联连接的第1、第2齐纳二极管和在绝缘栅双极型晶体管的栅极和发射极之间互为反向地串联连接的第3、第4齐纳二极管。

Description

功率变换装置
技术领域
本发明涉及断路器和逆变器等的功率变换装置,具体地说,涉及可防止静电引起的绝缘栅双极型晶体管的损坏的功率变换装置。
背景技术
大电流/高耐压用的功率变换装置即传递模功率模块(Transfer-mold power modules:TPM)由于紧凑且可靠性高,用于汽车用智能功率模块(Intelligent Power Module:IPM)中。
图22是传统的功率变换装置及外部电路的电路图。功率变换装置1在传递模封装内,内部装有绝缘栅双极型晶体管(Insulated Gate BipolarTransistor:IGBT)2和续流二极管(Free Wheeling Diode:FWD)3,在功率变换装置1外设置外部电路4。IGBT2的栅极、电流检测端、发射极分别经由G端子5、Es端子6、Ec端子7与外部电路4连接。另外,IGBT2的集电极、发射极分别与输出端子即C端子8、E端子9连接。而且,续流二极管3连接在C端子8和E端子9之间。
外部电路4具有驱动IGBT2的功能和保护IGBT2不受短路等引起的大电流影响的功能。但是,若在外部电路4设置针对大电流的保护功能,则IGBT2之间的布线变长,因此,有对大电流的响应慢的问题。另外,也可能因感应噪声等导致误动作发生。
为了解决该问题,如图23所示,提出将保护IGBT2不受大电流影响的保护电路10与IGBT2一起设置在功率变换装置1内的功率变换装置(例如,参照专利文献1)。该保护电路10是RTC(实时控制)电路,具备NMOS晶体管11、第1电阻12和第1二极管13。而且,NMOS晶体管11的栅极与IGBT2的电流检测端连接,源极与IGBT2的发射极连接,漏极经由第1二极管13与IGBT2的栅极连接。另外,第1电阻12连接在IGBT2的电流检测端和发射极之间。
该NMOS晶体管11在大电流流向IGBT2的电流检测端且在第1电阻12中达到阈值电压时导通。从而,流向IGBT2的大电流减少或阻断,防止了IGBT2的破坏。
[专利文献1]特开昭62-143450号公报
如上所述,传统的功率变换装置中,通过内置RTC电路,可防止过电流引起绝缘栅双极型晶体管的损坏,也可防止感应噪声引起的误动作。但是,传统的功率变换装置中,无法防止动作中产生的静电导致的绝缘栅双极型晶体管的损坏。
发明内容
本发明为了解决上述的问题而提出,目的是提供可防止静电导致的绝缘栅双极型晶体管的损坏的功率变换装置。
本发明的功率变换装置,内部装有绝缘栅双极型晶体管和保护电路,保护电路具备:在绝缘栅双极型晶体管的栅极和电流检测端之间互为反向地串联连接的第1、第2齐纳二极管和在绝缘栅双极型晶体管的栅极和发射极之间互为反向地串联连接的第3、第4齐纳二极管,所述绝缘栅双极型晶体管的栅极、电流检测端及发射极分别与第1至第3外部端子连接,所述第1、第2齐纳二极管的齐纳电压比加于所述绝缘栅双极型晶体管的栅极和电流检测端之间的控制电压高,比所述栅极和电流检测端之间的击穿电压低,所述第3、第4齐纳二极管的齐纳电压比加于所述绝缘栅双极型晶体管的栅极和发射极之间的控制电压高,比所述栅极和发射极之间的击穿电压低。本发明的其他特征将通过以下说明而变得清晰。
根据本发明,可防止静电引起的绝缘栅双极型晶体管的损坏。
附图说明
图1是本发明实施例1的功率变换装置的电路图。
图2是本发明实施例2的功率变换装置的电路图。
图3是本发明实施例3的功率变换装置的电路图。
图4是本发明实施例4的功率变换装置的电路图。
图5是本发明实施例5的功率变换装置的电路图。
图6是本发明实施例6的功率变换装置的电路图。
图7是本发明实施例7的功率变换装置的电路图。
图8是本发明实施例8的功率变换装置的电路图。
图9是本发明实施例9的功率变换装置的俯视图。
图10(a)是保护电路的俯视图,(b)是本发明实施例9的功率变换装置上接合了保护芯片的状态的俯视图,(c)是(b)的X-XX处的截面图。
图11(a)是保护电路的俯视图,(b)是本发明实施例10的功率变换装置上接合了保护芯片的状态的俯视图,(c)是(b)的X-XX处的截面图。
图12是本发明实施例11的功率变换装置上接合了保护芯片的状态的俯视图。
图13是本发明实施例12的功率变换装置的电路图。
图14是本发明实施例13的功率变换装置的电路图。
图15是本发明实施例14的功率变换装置的电路图。
图16(a)是保护电路的俯视图,(b)是本发明实施例15的功率变换装置上接合了保护芯片的状态的俯视图,(c)是(b)的X-XX处的截面图。
图17(a)是保护电路的俯视图,(b)是本发明实施例16的功率变换装置上接合了保护芯片的状态的俯视图,(c)是(b)的X-XX处的截面图。
图18是本发明实施例17的功率变换装置上接合了保护芯片的状态的俯视图。
图19是采用本发明实施例的功率变换装置的半桥斩波器的电路图。
图20是采用本发明实施例的功率变换装置的单相全桥逆变器的电路图。
图21是采用本发明实施例的功率变换装置的三相全桥逆变器的电路图。
图22是传统的功率变换装置及外部电路的电路图。
图23是设有RTC电路的传统的功率变换装置的电路图。
[附图标记说明]
1 功率变换装置
2 IGBT
5 G端子(外部端子)
6 Es端子(外部端子)
7 Ec端子(外部端子)
10 保护电路
11 NMOS晶体管
12 第1电阻
13 第1二极管
21 第1齐纳二极管
22 第2齐纳二极管
23 第3齐纳二极管
24 第4齐纳二极管
25 第2电阻
26 第1二极管串
27 第2二极管串
28 第2二极管
29 第5齐纳二极管
30 第6齐纳二极管
31 外部电阻
32 外部电容
42 保护芯片
51 第1二极管串
52 第2二极管串
53 第3二极管串
54 第4极管串
55 温度测定用二极管
56 A端子(外部端子)
57 K端子(外部端子)
58 第3二极管
具体实施方式
实施例1
图1是本发明实施例1的功率变换装置的电路图。功率变换装置1在传递模封装内,内设IGBT2、续流二极管3以及保护电路10。IGBT2的栅极、电流检测端、发射极分别与外部端子即G端子5、Es端子6、Ec端子7连接。另外,IGBT2的集电极、发射极,分别与输出端子即C端子8、E端子9连接。而且,续流二极管3在C端子8和E端子9之间连接。
另外,保护电路10具有在IGBT2的栅极和电流检测端之间互为反向地串联连接的第1、第2齐纳二极管21、22和在IGBT2的栅极和发射极之间互为反向地串联连接的第3、第4齐纳二极管23、24。而且,第1、第2齐纳二极管21、22的齐纳电压比加于IGBT2的栅极-电流检测端之间的控制电压高,比栅极-电流检测端之间的击穿电压低。另外,第3、第4齐纳二极管23、24的齐纳电压比加于IGBT2的栅极-发射极之间的控制电压高,比栅极-发射极间的击穿电压低。
从而,功率变换装置1曝露在静电中时,由于第1~第4齐纳二极管21~24将各端子的电压钳制在安全值上,因此可防止IGBT2的损坏。另外,通过将电流检测端与外部端子连接,可从外部调整过电流的跳闸电平。
实施例2
图2是本发明实施例2的功率变换装置的电路图。保护电路10还设有其栅极与IGBT2的电流检测端连接、源极与IGBT2的发射极连接、漏极与IGBT2的栅极连接的NMOS晶体管11和在IGBT2的电流检测端和发射极之间连接的第1电阻12。其他结构与实施例1相同。
NMOS晶体管11在大电流流向IGBT2的电流检测端而在第1电阻12中达到阈值电压时导通。从而,通过减少或阻断流向IGBT2的大电流,可防止IGBT2的破坏。另外,通过将保护电路10与功率变换装置1在同一封装中集成,可缩短IGBT2的电流检测端和NMOS晶体管11的栅极之间的布线,因此可提高对大电流的响应,也可防止感应噪声引起的误动作。
实施例3
图3是本发明实施例3的功率变换装置的电路图。保护电路10还设有在IGBT2的栅极和NMOS晶体管11的漏极之间连接的第1二极管13。其他结构与实施例2相同。从而,即使在G端子5和Ec端子7施加了负电压时,也可保护NMOS晶体管11。
实施例4
图4是本发明实施例4的功率变换装置的电路图。保护电路10还设有在IGBT2的电流检测端和NMOS晶体管11的栅极之间连接的第2电阻25。其他结构与实施例3相同。从而,可保护NMOS晶体管11不会受到流向栅极的大电流。
实施例5
图5是本发明实施例5的功率变换装置的电路图。保护电路10还设有在IGBT2的电流检测端和发射极之间串联连接的多个二极管组成的第1二极管串26和与第1二极管串26并联的由反向串联连接的多个二极管组成的第2二极管串27。这里,第1二极管串26的正向电压的最小值比NMOS晶体管11的阈值电压高。而且,第1二极管串26的正向电压的最大值比第2二极管串27的反向耐压低,比IGBT2的电流检测端和发射极的击穿电压低。其他结构与实施例1~4相同。
从而,功率变换装置1曝露在静电中时,由于第1、第2二极管串26、27将IGBT2的电流检测端和发射极之间的电压钳制在安全值(例如2~3V的范围),可防止IGBT2的损坏。
实施例6
图6是本发明实施例6的功率变换装置的电路图。保护电路10还设有在IGBT2的电流检测端和发射极之间串联连接的多个二极管组成的第1二极管串26和与第1二极管串26并联的反向连接的单个的第2二极管28。这里,第2二极管28的阳极与IGBT2的发射极连接,阴极与IGBT2的电流检测端连接。而且,第1二极管串26的正向电压的最大值比第2二极管28的反向耐压低。其他结构与实施例1~4相同。
从而,功率变换装置1曝露在静电中时,由于第1二极管串26和单个的第2二极管28将IGBT2的电流检测端和发射极之间的电压钳制在安全值上,可防止IGBT2的损坏。
实施例7
图7是本发明实施例7的功率变换装置的电路图。保护电路10还设有在IGBT2的电流检测端和发射极之间互为反向地串联连接的第5、第6齐纳二极管29、30。第5、第6齐纳二极管29、30的齐纳电压比NMOS晶体管11的阈值电压高,比IGBT2的电流检测端和发射极之间的击穿电压低。其他结构,与实施例1~4相同。
从而,功率变换装置1曝露在静电中时,由于第5、第6齐纳二极管29、30将IGBT2的电流检测端和发射极之间的电压钳制在安全值,可防止IGBT2的损坏。
实施例8
图8是本发明实施例8的功率变换装置的电路图。还设有与第1电阻并联的外部电阻31或外部电容32。其他结构与实施例2~7相同。通过该外部电阻31,可从外部调整集成电阻12的电阻值(即,大电流跳闸电平)。另外,通过外部电容32,可过滤电流检测信号所包含的噪声分量。
实施例9
图9是本发明实施例9的功率变换装置的俯视图。图10(a)是保护电路的俯视图,图10(b)是本发明实施例9的功率变换装置上接合了保护芯片的状态的俯视图,图10(c)的图10(b)的X-XX处的截面图。
在金属块40上搭载IGBT2和续流二极管3。IGBT2的栅极、电流检测端、发射极分别经由引线41接合到外部端子即G端子5、Es端子6、Ec端子7的上面。另外,形成了保护电路10的保护芯片42经由焊接球43直接焊接到G端子5、Es端子6、Ec端子7的下面。这些全体通过模塑树脂44传递模塑。这样,通过将保护芯片42直接焊接到外部端子,可使功率变换装置紧凑化。
实施例10
图11(a)是保护电路的俯视图,图11(b)是表示本发明实施例10的功率变换装置上接合了保护芯片的状态的俯视图,图11(c)是图11(b)的X-XX处的截面图。
形成了保护电路10的保护芯片42翻折到分别与IGBT2的栅极、电流检测端、发射极连接的外部端子即G端子5、Es端子6、Ec端子7的上表面,并经由焊接球43直接焊接。从而,与实施例9相比,可简单地将保护芯片42直接焊接到外部端子。
实施例11
图12是表示本发明实施例11的功率变换装置上接合了保护芯片的状态的俯视图。形成了保护电路10的保护芯片42搭载到分离的金属块45上,IGBT2的栅极、电流检测端、发射极及外部端子即G端子5、Es端子6、Ec端子7经由引线41接合。这样,本发明不受限于保护芯片42和外部端子的接合形状,也可适用于保护芯片42和外部端子引线接合的情况。
实施例12
图13是本发明实施例12的功率变换装置的电路图。保护电路10设有:IGBT2的栅极和电流检测端之间串联连接的多个二极管组成的第1二极管串51;与第1二极管串51并联的由反向串联连接的多个二极管组成的第2极管串52;IGBT2的栅极和发射极之间串联连接的多个二极管组成的第3二极管串53;与第3二极管串53并联的由反向串联连接的多个二极管组成的第4二极管串54。第1、第2二极管串51、52的正向电压的最小值比IGBT2的栅极-电流检测端间施加的控制电压高,比栅极-电流检测端间的击穿电压低。另外,第3、第4二极管串53、54的正向电压的最小值比IGBT2的栅极-发射极间施加的控制电压高,比栅极-发射极间的击穿电压低。
这样,通过采用二极管串,可提高IGBT2的栅极和电流检测端之间的钳制电压的设定自由度。另外,二极管串与齐纳二极管相比,可低增益地调整钳制电压,因此与实施例1相比,可更有效防止IGBT2的损坏。但是,二极管串的泄漏电流比齐纳二极管高。
实施例13
图14是本发明实施例13的功率变换装置的电路图。第1、第2二极管串51、52与IGBT2集成。其他结构与实施例12相同。从而,可实现与实施例12同样的效果。
实施例14
图15是本发明实施例14的功率变换装置的电路图。该功率变换装置1在IGBT2附近还设有温度测定用二极管55。其他结构与实施例6相同。温度测定用二极管55的阳极、阴极分别与外部端子即A端子56、K端子57连接,可从外部访问。另外,保护电路10还设有阴极与温度测定用二极管55的阳极连接、阳极与温度测定用二极管55的阴极连接的第3极管58。通过该第3极管58,可保护温度测定用二极管55不受静电的影响。
实施例15
图16(a)是保护电路的俯视图,图16(b)是本发明实施例15的功率变换装置上接合了保护芯片的状态的俯视图,图16(c)是图16(b)的X-XX处的截面图。
在金属块40上搭载IGBT2和续流二极管3。IGBT2的栅极、电流检测端、发射极、温度测定用二极管55的阳极、阴极,分别经由引线41接合到外部端子即G端子5、Es端子6、Ec端子7、A端子56、K端子57的上面。另外,形成了保护电路10的保护芯片42,经由焊接球43直接焊接到G端子5、Es端子6、Ec端子7、A端子56、K端子57的下表面。然后,其整体用模塑树脂44传递模塑。这样,通过将保护芯片42直接焊接到外部端子,可使功率变换装置紧凑化。
实施例16
图17(a)是保护电路的俯视图,图17(b)是本发明实施例16的功率变换装置上接合了保护芯片的状态的俯视图,图17(c)是图17(b)的X-XX处的截面图。
形成了保护电路10的保护芯片42翻折到与IGBT2的栅极、电流检测端、发射极、温度测定用二极管55的阳极、阴极分别连接的外部端子即G端子5、Es端子6、Ec端子7、A端子56、K端子57的上表面,经由焊接球43直接焊接。从而,可比实施例9更简单地将保护芯片42与外部端子直接焊接。
实施例17
图18是本发明实施例17的功率变换装置上接合了保护芯片的状态的俯视图。形成了保护电路10的保护芯片42搭载在分离的金属块45上,IGBT2的栅极、电流检测端、发射极、温度测定用二极管55的阳极、阴极及外部端子即G端子5、Es端子6、Ec端子7、A端子56、K端子57经由引线41接合。这样,本发明不受限于保护芯片42和外部端子的接合形状,也可适用于保护芯片42和外部端子引线接合的情况。
实施例18
图19是采用本发明实施例的功率变换装置的半桥斩波器的电路图。2个功率变换装置1串联连接而构成半桥电路60。而且,图面上侧的功率变换装置1的E端子和下侧的功率变换装置1的C端子连接,构成半桥电路60的中央连接端子61。另外,上侧的功率变换装置1的C端子构成半桥电路60的高电位端子62,下侧的功率变换装置1的E端子构成半桥电路60的低电位端子63。
另外,高电位端子62外部连接于第1直流电源64的高电位侧,低电位端子63外部连接于第1直流电源64的低电位侧。而且,中央连接端子61外部连接于负载65的一端,负载65的另一端外部连接于第2直流电源66的高电位侧。另外,第2直流电源66的低电位侧外部连接于低电位端子63。
实施例19
图20是采用本发明实施例的功率变换装置的单相全桥逆变器的电路图。2个半桥电路60并联连接。而且,2个半桥电路60的高电位端子62相互连接,构成高电位端子71,外部连接于第1直流电源64的高电位侧。另外,2个半桥电路60的低电位端子63相互连接,构成低电位端子,外部连接于第1直流电源64的低电位侧。而且,2个半桥电路60的各中央连接端61分别外部连接于负载65的不同端子。
实施例20
图21是采用本发明实施例的功率变换装置的三相全桥逆变器的电路图。3个半桥电路60并联连接。而且,3个半桥电路60的高电位端子62相互连接,构成高电位端子,外部连接于第1直流电源64的高电位侧。另外,3个半桥电路60的低电位端子63相互连接,构成低电位端子,外部连接于第1直流电源64的低电位侧。3个半桥电路60的各中央连接端61分别外部连接于三相负载66的不同端子。

Claims (10)

1.一种功率变换装置,其特征在于,
内部装有绝缘栅双极型晶体管和保护电路,
所述保护电路设有:
在所述绝缘栅双极型晶体管的栅极和电流检测端之间互为反向地串联连接的第1、第2齐纳二极管;以及
在所述绝缘栅双极型晶体管的栅极和发射极之间互为反向地串联连接的第3、第4齐纳二极管,
所述绝缘栅双极型晶体管的栅极、电流检测端及发射极分别与第1至第3外部端子连接,
所述第1、第2齐纳二极管的齐纳电压比加于所述绝缘栅双极型晶体管的栅极和电流检测端之间的控制电压高,比所述栅极和电流检测端之间的击穿电压低,所述第3、第4齐纳二极管的齐纳电压比加于所述绝缘栅双极型晶体管的栅极和发射极之间的控制电压高,比所述栅极和发射极之间的击穿电压低。
2.权利要求1所述的功率变换装置,其特征在于,
所述保护电路还设有:
其栅极与所述绝缘栅双极型晶体管的电流检测端连接、源极与所述绝缘栅双极型晶体管的发射极连接、漏极与所述绝缘栅双极型晶体管的栅极连接的NMOS晶体管;以及
在所述绝缘栅双极型晶体管的电流检测端和发射极之间连接的第1电阻。
3.权利要求2所述的功率变换装置,其特征在于,
所述保护电路还设有在所述绝缘栅双极型晶体管的栅极和所述NMOS晶体管的漏极之间连接的第1二极管。
4.权利要求2或3所述的功率变换装置,其特征在于,
所述保护电路还设有在所述绝缘栅双极型晶体管的电流检测端和所述NMOS晶体管的栅极之间连接的第2电阻。
5.权利要求1~3中任一项所述的功率变换装置,其特征在于,
所述保护电路还设有:
由在所述绝缘栅双极型晶体管的电流检测端和发射极之间串联连接的多个二极管构成的第1二极管串;以及
由串联连接的多个二极管构成的第2二极管串,
所述第2二极管串与所述第1二极管串并联且反向连接。
6.权利要求1~3中任一项所述的功率变换装置,其特征在于,
所述保护电路还设有:
由所述绝缘栅双极型晶体管的电流检测端和发射极之间串联连接的多个二极管构成的第1二极管串;以及
与所述第1二极管串并联且反向连接的单个第2二极管。
7.权利要求1~3中任一项所述的功率变换装置,其特征在于,
所述保护电路还设有:
在所述绝缘栅双极型晶体管的电流检测端和发射极之间互为反向地串联连接的第5、第6齐纳二极管。
8.权利要求2或3所述的功率变换装置,其特征在于,
还设有与所述第1电阻并联连接的外部电阻或外部电容。
9.一种功率变换装置,其特征在于,
内部装有绝缘栅双极型晶体管和保护电路,
所述保护电路设有:
由在所述绝缘栅双极型晶体管的栅极和电流检测端之间串联连接的多个二极管构成的第1二极管串;
由串联连接的多个二极管构成的第2二极管串;
由在所述绝缘栅双极型晶体管的栅极和发射极之间串联连接的多个二极管构成的第3二极管串;
由串联连接的多个二极管构成的第4二极管串,
所述第2二极管串与所述第1二极管串并联且反向连接,
所述第4二极管串与所述第3二极管串并联且反向连接,
所述绝缘栅双极型晶体管的栅极、电流检测端及发射极分别与第1至第3外部端子连接,
所述第1、第2二极管串的正向电压的最小值比所述绝缘栅双极型晶体管的栅极和电流检测端间施加的控制电压高,比所述栅极和电流检测端间的击穿电压低,所述第3、第4二极管串的正向电压的最小值比所述绝缘栅双极型晶体管的栅极和发射极间施加的控制电压高,比所述栅极和发射极间的击穿电压低。
10.权利要求1~3、9中任一项所述的功率变换装置,其特征在于,
在所述绝缘栅双极型晶体管附近还设有温度测定用二极管,
所述保护电路还设有其阴极与所述温度测定用二极管的阳极连接、阳极与所述温度测定用二极管的阴极连接的第3二极管,
所述温度测定用二极管的阳极和阴极分别与第4和第5外部端子连接。
CN2007101013634A 2006-08-01 2007-04-18 功率变换装置 Expired - Fee Related CN101119062B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2006209532A JP2008042950A (ja) 2006-08-01 2006-08-01 電力変換装置
JP2006-209532 2006-08-01
JP2006209532 2006-08-01

Publications (2)

Publication Number Publication Date
CN101119062A CN101119062A (zh) 2008-02-06
CN101119062B true CN101119062B (zh) 2012-10-10

Family

ID=38232510

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007101013634A Expired - Fee Related CN101119062B (zh) 2006-08-01 2007-04-18 功率变换装置

Country Status (5)

Country Link
US (1) US7414867B2 (zh)
JP (1) JP2008042950A (zh)
KR (1) KR100884782B1 (zh)
CN (1) CN101119062B (zh)
DE (1) DE102007012034A1 (zh)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102008045410B4 (de) * 2007-09-05 2019-07-11 Denso Corporation Halbleitervorrichtung mit IGBT mit eingebauter Diode und Halbleitervorrichtung mit DMOS mit eingebauter Diode
EP2518885B1 (en) * 2009-12-24 2017-07-05 Panasonic Corporation Power converter having semiconductor switching element
CN101819970B (zh) * 2010-04-08 2012-07-04 中国电力科学研究院 一种基于焊接型igbt与压接型二极管的串联结构模块
CN102237400B (zh) * 2010-04-30 2012-12-26 世界先进积体电路股份有限公司 静电放电防护装置
JP5485108B2 (ja) * 2010-10-28 2014-05-07 株式会社 日立パワーデバイス 半導体装置、およびそれを用いた超音波診断装置
WO2013068028A1 (de) * 2011-11-07 2013-05-16 Siemens Aktiengesellschaft Schutzeinrichtung für einen spannungsgesteuerten halbleiterschalter
US8767369B2 (en) * 2011-12-20 2014-07-01 General Electric Company Method, power unit, and power system having gate voltage limiting circuit
JP6070003B2 (ja) * 2012-09-20 2017-02-01 富士電機株式会社 半導体駆動装置
JP6168899B2 (ja) 2013-08-01 2017-07-26 三菱電機株式会社 パワーモジュール
JP5800006B2 (ja) * 2013-10-31 2015-10-28 トヨタ自動車株式会社 半導体装置
CN103545802B (zh) * 2013-11-01 2014-07-09 山东大学(威海) 一种新型igbt有源钳位保护电路
JP6156073B2 (ja) * 2013-11-08 2017-07-05 株式会社明電舎 半導体スイッチング素子の保護回路および電力変換装置
WO2015074471A1 (zh) * 2013-11-25 2015-05-28 广东美的制冷设备有限公司 静电保护装置、智能功率模块和变频家电
CN103606901B (zh) * 2013-11-25 2017-02-08 广东美的制冷设备有限公司 静电保护装置、智能功率模块和变频家电
JP5907199B2 (ja) * 2014-03-12 2016-04-26 トヨタ自動車株式会社 半導体装置及び半導体装置の制御方法
JP6455364B2 (ja) * 2015-08-28 2019-01-23 三菱電機株式会社 半導体装置、インテリジェントパワーモジュールおよび電力変換装置
CN107924872B (zh) * 2016-02-18 2022-03-04 富士电机株式会社 绝缘栅半导体装置
US10607949B2 (en) * 2017-05-30 2020-03-31 STMicroelectronics (Alps) SAS Electrostatic discharge (ESD) protection for a high side driver circuit
JP2020167915A (ja) * 2019-03-28 2020-10-08 矢崎総業株式会社 スイッチ制御回路
JP2021136241A (ja) * 2020-02-21 2021-09-13 富士電機株式会社 半導体装置および半導体装置の製造方法
US11942471B2 (en) * 2020-11-13 2024-03-26 Renesas Electronics Corporation Semiconductor chip, semiconductor device and manufacturing method of semiconductor device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6286491B1 (en) * 1998-10-30 2001-09-11 Hitachi, Ltd. Ignition apparatus and an ignition control system of an internal combustion engine and IGBT of an internal combustion engine
US6633473B1 (en) * 1999-09-20 2003-10-14 Mitsubishi Denki Kabushiki Kaisha Overcurrent control circuit of power semiconductor device
CN1229573C (zh) * 2000-05-26 2005-11-30 株式会社日立制作所 内燃机点火装置

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1004184B (zh) * 1985-05-15 1989-05-10 东芝株式会社 导电率调制型mos场效应管的过电流保护电路
JPH073854B2 (ja) 1985-12-18 1995-01-18 株式会社日立製作所 複合半導体装置
JP2893742B2 (ja) 1989-08-07 1999-05-24 株式会社ニコン 電子線装置
US5115369A (en) * 1990-02-05 1992-05-19 Motorola, Inc. Avalanche stress protected semiconductor device having variable input impedance
JP3180831B2 (ja) * 1991-03-22 2001-06-25 富士電機株式会社 絶縁ゲート制御半導体装置
JP3067448B2 (ja) * 1992-03-18 2000-07-17 富士電機株式会社 半導体装置
US5444591A (en) * 1993-04-01 1995-08-22 International Rectifier Corporation IGBT fault current limiting circuit
JPH098620A (ja) 1995-06-20 1997-01-10 Fuji Electric Co Ltd 絶縁ゲート型バイポーラトランジスタの過電流保護回路
KR100193631B1 (ko) 1996-11-29 1999-06-15 이형도 과도전압 보호회로
KR19980030805U (ko) * 1996-11-29 1998-08-17 양재신 도어트림 장착용 클립
JPH10289977A (ja) * 1997-04-14 1998-10-27 Hitachi Ltd 複合半導体装置
JPH1168535A (ja) 1997-08-25 1999-03-09 Mitsubishi Electric Corp 半導体装置
US6172383B1 (en) * 1997-12-31 2001-01-09 Siliconix Incorporated Power MOSFET having voltage-clamped gate
JP3911566B2 (ja) * 1998-01-27 2007-05-09 富士電機デバイステクノロジー株式会社 Mos型半導体装置
JP3877428B2 (ja) * 1998-05-06 2007-02-07 三菱電機株式会社 絶縁ゲート型バイポーラトランジスタモジュールおよび駆動回路付絶縁ゲート型バイポーラトランジスタモジュール
JP3255147B2 (ja) * 1998-06-19 2002-02-12 株式会社デンソー 絶縁ゲート型トランジスタのサージ保護回路
US6160691A (en) * 1998-12-21 2000-12-12 Semiconductor Components Industries, Llc Method of driving a load and semiconductor load driver circuit therefor
EP1191692A4 (en) * 2000-02-25 2003-05-14 Mitsubishi Electric Corp POWER MODULE
EP1184984B1 (en) * 2000-02-25 2003-10-22 Mitsubishi Denki Kabushiki Kaisha Power module
US6400204B1 (en) 2000-07-26 2002-06-04 Agere Systems Guardian Corp. Input stage ESD protection for an integrated circuit
JP2002157027A (ja) 2000-11-20 2002-05-31 Mitsubishi Electric Corp 電力変換装置及び半導体装置
JP4381592B2 (ja) * 2000-11-27 2009-12-09 三菱電機株式会社 半導体装置
JP4601874B2 (ja) * 2001-07-30 2010-12-22 三菱電機株式会社 半導体装置
JP3703435B2 (ja) * 2002-02-05 2005-10-05 三菱電機株式会社 半導体装置
JP2004117111A (ja) * 2002-09-25 2004-04-15 Toshiba Corp 半導体装置
KR100414976B1 (ko) * 2003-01-27 2004-01-16 (주)지엔텍 전기 집진기
JP2005175054A (ja) * 2003-12-09 2005-06-30 Mitsubishi Electric Corp 半導体装置及びその製造方法
KR20050066122A (ko) 2003-12-26 2005-06-30 기아자동차주식회사 무선 주유 결재 방법
JP2005222855A (ja) * 2004-02-06 2005-08-18 Seiko Epson Corp レセプタクル
US7184281B2 (en) 2004-10-21 2007-02-27 Virginia Tech Intellectual Properties, Inc. Buck converter with high efficiency gate driver providing extremely short dead time

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6286491B1 (en) * 1998-10-30 2001-09-11 Hitachi, Ltd. Ignition apparatus and an ignition control system of an internal combustion engine and IGBT of an internal combustion engine
US6633473B1 (en) * 1999-09-20 2003-10-14 Mitsubishi Denki Kabushiki Kaisha Overcurrent control circuit of power semiconductor device
CN1229573C (zh) * 2000-05-26 2005-11-30 株式会社日立制作所 内燃机点火装置

Also Published As

Publication number Publication date
JP2008042950A (ja) 2008-02-21
KR100884782B1 (ko) 2009-02-23
US7414867B2 (en) 2008-08-19
KR20080012123A (ko) 2008-02-11
CN101119062A (zh) 2008-02-06
US20070159751A1 (en) 2007-07-12
DE102007012034A1 (de) 2008-02-14

Similar Documents

Publication Publication Date Title
CN101119062B (zh) 功率变换装置
US7538587B2 (en) Power semiconductor device
JP6591220B2 (ja) 半導体装置および電力制御装置
CN103795049B (zh) 使用i/o焊盘的esd保护电路
US9599655B2 (en) Semiconductor device
CN201146457Y (zh) 用于ipm功率开关器件的驱动控制专用厚膜电路
US10727213B2 (en) Power semiconductor module and power semiconductor device
US20170110395A1 (en) Semiconductor device
JP6373702B2 (ja) 半導体パワーモジュール及び半導体駆動装置
CN102347685A (zh) 三电平功率转换器件
WO2015029159A1 (ja) 半導体装置
US20090161277A1 (en) Method and device for preventing damage to a semiconductor switch circuit during a failure
CN106033934B (zh) 集成式功率转换电路组装模块
JP2016082110A (ja) ゲートドライバユニットおよびパワーモジュール
JP6107949B2 (ja) 半導体モジュール
US9425188B2 (en) Active ESD protection circuit with blocking diode
CN207339248U (zh) 一种综合保护电路、综合保护装置及塑封装置
JP4904851B2 (ja) 過電圧保護回路を備えた半導体装置
CN105789192B (zh) 一种设有电极大臂的功率模块
JPH07297695A (ja) 半導体装置
WO2020078082A1 (zh) 一种分边连接功率电极组合及功率模块
JP2018207131A (ja) ゲートドライバユニットおよびパワーモジュール
CN108736740A (zh) 半导体装置
WO2024079813A1 (ja) 半導体装置
CN117525010B (zh) 一种集成封装的低侧开关芯片及低侧开关装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20121010

Termination date: 20130418