ATE422093T1 - Test von rambusspeicherbausteinen - Google Patents
Test von rambusspeicherbausteinenInfo
- Publication number
- ATE422093T1 ATE422093T1 AT00943352T AT00943352T ATE422093T1 AT E422093 T1 ATE422093 T1 AT E422093T1 AT 00943352 T AT00943352 T AT 00943352T AT 00943352 T AT00943352 T AT 00943352T AT E422093 T1 ATE422093 T1 AT E422093T1
- Authority
- AT
- Austria
- Prior art keywords
- row
- control signal
- address
- test
- sense
- Prior art date
Links
- 230000006870 function Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
Landscapes
- Dram (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Tests Of Electronic Circuits (AREA)
- Chemical And Physical Treatments For Wood And The Like (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Testing Electric Properties And Detecting Electric Faults (AREA)
- Fire-Detection Mechanisms (AREA)
- Fire Alarms (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/351,105 US6144598A (en) | 1999-07-06 | 1999-07-06 | Method and apparatus for efficiently testing rambus memory devices |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE422093T1 true ATE422093T1 (de) | 2009-02-15 |
Family
ID=23379597
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT00943352T ATE422093T1 (de) | 1999-07-06 | 2000-06-29 | Test von rambusspeicherbausteinen |
Country Status (8)
Country | Link |
---|---|
US (2) | US6144598A (de) |
EP (1) | EP1200963B1 (de) |
JP (1) | JP4524733B2 (de) |
KR (1) | KR100487180B1 (de) |
AT (1) | ATE422093T1 (de) |
AU (1) | AU5783400A (de) |
DE (1) | DE60041493D1 (de) |
WO (1) | WO2001003139A1 (de) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6144598A (en) * | 1999-07-06 | 2000-11-07 | Micron Technology, Inc. | Method and apparatus for efficiently testing rambus memory devices |
US6530045B1 (en) * | 1999-12-03 | 2003-03-04 | Micron Technology, Inc. | Apparatus and method for testing rambus DRAMs |
KR100319897B1 (ko) * | 2000-01-31 | 2002-01-10 | 윤종용 | 파이프라인 구조에서의 데이터 테스트 시간을 줄일 수있는 반도체 메모리장치 |
US6445625B1 (en) | 2000-08-25 | 2002-09-03 | Micron Technology, Inc. | Memory device redundancy selection having test inputs |
US6603705B2 (en) * | 2000-10-06 | 2003-08-05 | Pmc-Sierra Ltd. | Method of allowing random access to rambus DRAM for short burst of data |
US6889335B2 (en) * | 2001-04-07 | 2005-05-03 | Hewlett-Packard Development Company, L.P. | Memory controller receiver circuitry with tri-state noise immunity |
US6633965B2 (en) * | 2001-04-07 | 2003-10-14 | Eric M. Rentschler | Memory controller with 1×/M× read capability |
US6678811B2 (en) * | 2001-04-07 | 2004-01-13 | Hewlett-Packard Development Company, L.P. | Memory controller with 1X/MX write capability |
US6678205B2 (en) | 2001-12-26 | 2004-01-13 | Micron Technology, Inc. | Multi-mode synchronous memory device and method of operating and testing same |
KR100451466B1 (ko) * | 2002-10-31 | 2004-10-08 | 주식회사 하이닉스반도체 | 테스트 성능이 개선된 반도체 메모리 장치 |
KR100639614B1 (ko) * | 2004-10-15 | 2006-10-30 | 주식회사 하이닉스반도체 | 뱅크 내 셀을 테스트하기 위한 데이터 출력 컴프레스 회로및 방법 |
JP2006179124A (ja) * | 2004-12-22 | 2006-07-06 | Renesas Technology Corp | 半導体記憶装置 |
KR100718042B1 (ko) * | 2006-04-06 | 2007-05-14 | 주식회사 하이닉스반도체 | 반도체 메모리 장치 및 그 테스트 방법 |
US7292487B1 (en) * | 2006-05-10 | 2007-11-06 | Micron Technology, Inc. | Independent polling for multi-page programming |
US7833527B2 (en) * | 2006-10-02 | 2010-11-16 | Amgen Inc. | Methods of treating psoriasis using IL-17 Receptor A antibodies |
US7554858B2 (en) * | 2007-08-10 | 2009-06-30 | Micron Technology, Inc. | System and method for reducing pin-count of memory devices, and memory device testers for same |
CN110473589B (zh) * | 2019-07-19 | 2021-07-20 | 苏州浪潮智能科技有限公司 | 一种多功能存储器芯片测试系统 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3845476A (en) * | 1972-12-29 | 1974-10-29 | Ibm | Monolithic memory using partially defective chips |
JPS62250593A (ja) * | 1986-04-23 | 1987-10-31 | Hitachi Ltd | ダイナミツク型ram |
JP3542056B2 (ja) * | 1996-04-18 | 2004-07-14 | 株式会社アドバンテスト | 高速ic試験装置 |
US6002622A (en) * | 1998-02-19 | 1999-12-14 | Micron Technology, Inc. | Device and method for margin testing a semiconductor memory by applying a stressing voltage simultaneously to complementary and true digit lines |
US6144598A (en) * | 1999-07-06 | 2000-11-07 | Micron Technology, Inc. | Method and apparatus for efficiently testing rambus memory devices |
-
1999
- 1999-07-06 US US09/351,105 patent/US6144598A/en not_active Expired - Fee Related
-
2000
- 2000-06-29 EP EP00943352A patent/EP1200963B1/de not_active Expired - Lifetime
- 2000-06-29 DE DE60041493T patent/DE60041493D1/de not_active Expired - Lifetime
- 2000-06-29 KR KR10-2002-7000186A patent/KR100487180B1/ko not_active IP Right Cessation
- 2000-06-29 AT AT00943352T patent/ATE422093T1/de not_active IP Right Cessation
- 2000-06-29 AU AU57834/00A patent/AU5783400A/en not_active Abandoned
- 2000-06-29 WO PCT/US2000/018156 patent/WO2001003139A1/en active IP Right Grant
- 2000-06-29 JP JP2001508456A patent/JP4524733B2/ja not_active Expired - Fee Related
- 2000-11-07 US US09/708,692 patent/US6314036B1/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
KR100487180B1 (ko) | 2005-05-03 |
DE60041493D1 (de) | 2009-03-19 |
US6144598A (en) | 2000-11-07 |
EP1200963A4 (de) | 2004-07-21 |
AU5783400A (en) | 2001-01-22 |
EP1200963B1 (de) | 2009-01-28 |
JP2003504777A (ja) | 2003-02-04 |
JP4524733B2 (ja) | 2010-08-18 |
EP1200963A1 (de) | 2002-05-02 |
WO2001003139A1 (en) | 2001-01-11 |
US6314036B1 (en) | 2001-11-06 |
KR20020027474A (ko) | 2002-04-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE422093T1 (de) | Test von rambusspeicherbausteinen | |
US6181634B1 (en) | Multiple-port semiconductor memory device | |
KR100314702B1 (ko) | 반도체집적회로 | |
KR960012012A (ko) | 동기형 반도체 기억 장치 | |
JP3664777B2 (ja) | 半導体記憶装置 | |
EP0253161B1 (de) | Prüfschaltung für eine Speichereinrichtung mit willkürlichem Zugriff | |
KR960012013A (ko) | 동기형 반도체 기억 장치 | |
KR19990044265A (ko) | Dram용 메모리 인터페이스 및 메모리 회로 판독 방법 | |
KR100573534B1 (ko) | 메모리 디바이스 | |
JP2004502268A (ja) | 高速メモリにおける同時差動データ感知および捕捉のための方法ならびに装置 | |
US6466492B2 (en) | Synchronous semiconductor memory device and method for controlling mask data input circuit | |
US6356487B1 (en) | Memory device having data path containing dual mode flip-flop used for normal operation and for internal testing | |
JPH08138377A (ja) | 半導体記憶装置 | |
JP4279404B2 (ja) | 半導体記憶装置およびこの半導体記憶装置の試験方法 | |
GB2345976B (en) | Test circuit for memory | |
TW372292B (en) | A method and memory controller for accessing a memory and a computer system | |
JPH09128333A (ja) | 半導体集積回路 | |
JPH0554651A (ja) | 半導体メモリ回路 | |
JPH0926913A (ja) | キャッシュメモリ | |
JPS6466900A (en) | Semiconductor integrated circuit device | |
KR100228357B1 (ko) | 메모리의 데이터 입출력 장치 | |
TW200427063A (en) | Semiconductor memory device | |
KR940026964A (ko) | 반도체 메모리 장치 | |
KR940001102Y1 (ko) | 디램의 잡음제거회로 | |
US6404699B1 (en) | Integrated circuit having a command decoder |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |