ATE264510T1 - Umkonfigurierbare integrierte schaltung mit eingebautem fehlersuchsystem für ein simulationssystem - Google Patents

Umkonfigurierbare integrierte schaltung mit eingebautem fehlersuchsystem für ein simulationssystem

Info

Publication number
ATE264510T1
ATE264510T1 AT00906006T AT00906006T ATE264510T1 AT E264510 T1 ATE264510 T1 AT E264510T1 AT 00906006 T AT00906006 T AT 00906006T AT 00906006 T AT00906006 T AT 00906006T AT E264510 T1 ATE264510 T1 AT E264510T1
Authority
AT
Austria
Prior art keywords
les
integrated circuit
scan register
partial scan
built
Prior art date
Application number
AT00906006T
Other languages
English (en)
Inventor
Frederic Reblewski
Olivier Lepape
Original Assignee
Mentor Graphics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=23601592&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=ATE264510(T1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Mentor Graphics Corp filed Critical Mentor Graphics Corp
Application granted granted Critical
Publication of ATE264510T1 publication Critical patent/ATE264510T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31705—Debugging aspects, e.g. using test circuits for debugging, using dedicated debugging test circuits
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318516—Test of programmable logic devices [PLDs]
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318552—Clock circuits details
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/17764—Structural details of configuration resources for reliability
AT00906006T 1999-09-24 2000-02-07 Umkonfigurierbare integrierte schaltung mit eingebautem fehlersuchsystem für ein simulationssystem ATE264510T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/404,925 US6265894B1 (en) 1995-10-13 1999-09-24 Reconfigurable integrated circuit with integrated debugging facilities for use in an emulation system
PCT/US2000/003138 WO2001023901A1 (en) 1999-09-24 2000-02-07 A reconfigurable integrated circuit with integrated debugging facilities for use in an emulation system

Publications (1)

Publication Number Publication Date
ATE264510T1 true ATE264510T1 (de) 2004-04-15

Family

ID=23601592

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00906006T ATE264510T1 (de) 1999-09-24 2000-02-07 Umkonfigurierbare integrierte schaltung mit eingebautem fehlersuchsystem für ein simulationssystem

Country Status (10)

Country Link
US (1) US6265894B1 (de)
EP (1) EP1133702B1 (de)
JP (1) JP3588324B2 (de)
CN (2) CN101813749A (de)
AT (1) ATE264510T1 (de)
AU (1) AU2757800A (de)
CA (1) CA2353950C (de)
DE (1) DE60009856T2 (de)
HK (1) HK1052386A1 (de)
WO (1) WO2001023901A1 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8531176B2 (en) 2010-04-28 2013-09-10 Teradyne, Inc. Driving an electronic instrument

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6606590B1 (en) * 1999-02-19 2003-08-12 Texas Instruments Incorporated Emulation system with address comparison unit and data comparison unit ownership arbitration
US6473726B1 (en) * 1999-09-24 2002-10-29 Frederic Reblewski Method and apparatus for concurrent emulation of multiple circuit designs on an emulation system
US6535043B2 (en) * 2000-05-26 2003-03-18 Lattice Semiconductor Corp Clock signal selection system, method of generating a clock signal and programmable clock manager including same
US6659504B2 (en) * 2001-05-18 2003-12-09 Delphi Technologies, Inc. Steering column for a vehicle
US7305633B2 (en) * 2001-10-30 2007-12-04 Mentor Graphics Corporation Distributed configuration of integrated circuits in an emulation system
US7035787B2 (en) * 2001-10-30 2006-04-25 Mentor Graphics Corporation Emulation components and system including distributed routing and configuration of emulation resources
US7130788B2 (en) * 2001-10-30 2006-10-31 Mentor Graphics Corporation Emulation components and system including distributed event monitoring, and testing of an IC design under emulation
KR101005358B1 (ko) * 2002-05-13 2010-12-30 페어차일드 세미컨덕터 코포레이션 직렬화기 및 비직렬화기 기능을 갖는 교차점 스위치
US7286976B2 (en) 2003-06-10 2007-10-23 Mentor Graphics (Holding) Ltd. Emulation of circuits with in-circuit memory
US20040267489A1 (en) * 2003-06-24 2004-12-30 Frederic Reblewski Data compaction and pin assignment
US7149996B1 (en) * 2003-07-11 2006-12-12 Xilinx, Inc. Reconfigurable multi-stage crossbar
US7693703B2 (en) * 2003-08-01 2010-04-06 Mentor Graphics Corporation Configuration of reconfigurable interconnect portions
US7587649B2 (en) * 2003-09-30 2009-09-08 Mentor Graphics Corporation Testing of reconfigurable logic and interconnect sources
US7924845B2 (en) * 2003-09-30 2011-04-12 Mentor Graphics Corporation Message-based low latency circuit emulation signal transfer
US7698118B2 (en) * 2004-04-15 2010-04-13 Mentor Graphics Corporation Logic design modeling and interconnection
US7379861B2 (en) * 2004-05-28 2008-05-27 Quickturn Design Systems, Inc. Dynamic programming of trigger conditions in hardware emulation systems
EP1769345B1 (de) * 2004-07-12 2018-12-19 Mentor Graphics Corporation Programmstatuswiedergabe
CN100367228C (zh) * 2004-07-31 2008-02-06 华为技术有限公司 一种集成电路的仿真方法
CN100419734C (zh) * 2005-12-02 2008-09-17 浙江大学 一种面向计算的通用型可重构计算阵列装置
US7263456B2 (en) * 2006-01-10 2007-08-28 M2000 On circuit finalization of configuration data in a reconfigurable circuit
US7739092B1 (en) * 2006-01-31 2010-06-15 Xilinx, Inc. Fast hardware co-simulation reset using partial bitstreams
JP4782591B2 (ja) * 2006-03-10 2011-09-28 富士通セミコンダクター株式会社 リコンフィグラブル回路
WO2008008546A2 (en) * 2006-07-14 2008-01-17 Xinghao Chen Universal reconfigurable scan architecture
US8265103B2 (en) * 2007-01-12 2012-09-11 Samsung Electronics Co., Ltd. Apparatus and method for flexible visibility in integrated circuits with minimal package impact
US8542005B2 (en) 2010-04-28 2013-09-24 Teradyne, Inc. Connecting digital storage oscilloscopes
US8502522B2 (en) 2010-04-28 2013-08-06 Teradyne, Inc. Multi-level triggering circuit
US8098181B2 (en) 2010-04-28 2012-01-17 Teradyne, Inc. Attenuator circuit
CN102467583B (zh) * 2010-10-29 2014-07-23 国际商业机器公司 追踪不确定信号的方法和装置
TWI450118B (zh) * 2010-11-02 2014-08-21 Global Unichip Corp 混合的電子設計系統及其可重組連接矩陣
US9685207B2 (en) * 2012-12-04 2017-06-20 Nvidia Corporation Sequential access memory with master-slave latch pairs and method of operating
US10141930B2 (en) 2013-06-04 2018-11-27 Nvidia Corporation Three state latch
CN106233212B (zh) 2015-01-28 2019-03-08 三菱电机株式会社 智能功能单元以及可编程逻辑控制器系统
CN114492261A (zh) * 2021-08-10 2022-05-13 北京芯娴电子科技有限公司 一种芯片仿真系统

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4602210A (en) * 1984-12-28 1986-07-22 General Electric Company Multiplexed-access scan testable integrated circuit
US5068603A (en) * 1987-10-07 1991-11-26 Xilinx, Inc. Structure and method for producing mask-programmed integrated circuits which are pin compatible substitutes for memory-configured logic arrays
US5132974A (en) * 1989-10-24 1992-07-21 Silc Technologies, Inc. Method and apparatus for designing integrated circuits for testability
US5321828A (en) * 1991-06-07 1994-06-14 Step Engineering High speed microcomputer in-circuit emulator
US5425036A (en) * 1992-09-18 1995-06-13 Quickturn Design Systems, Inc. Method and apparatus for debugging reconfigurable emulation systems
TW253942B (de) * 1994-01-31 1995-08-11 At & T Corp
US5680583A (en) * 1994-02-16 1997-10-21 Arkos Design, Inc. Method and apparatus for a trace buffer in an emulation system
US5777489A (en) * 1995-10-13 1998-07-07 Mentor Graphics Corporation Field programmable gate array with integrated debugging facilities
US5636228A (en) * 1996-01-16 1997-06-03 Motorola, Inc. Scan register with decoupled scan routing
US5778444A (en) * 1996-05-06 1998-07-07 Motorola, Inc. Method and apparatus for reset-sensitive and controlled register write accesses in a data processing system with user and test modes
US5878051A (en) * 1997-02-05 1999-03-02 Lockheed Martin Corp. Assembly-level bist using field-programmable gate array

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8531176B2 (en) 2010-04-28 2013-09-10 Teradyne, Inc. Driving an electronic instrument

Also Published As

Publication number Publication date
CN1399724A (zh) 2003-02-26
EP1133702A1 (de) 2001-09-19
CA2353950C (en) 2002-04-23
DE60009856T2 (de) 2005-02-17
WO2001023901A1 (en) 2001-04-05
CN1399724B (zh) 2010-04-28
CA2353950A1 (en) 2001-04-05
CN101813749A (zh) 2010-08-25
DE60009856D1 (de) 2004-05-19
US6265894B1 (en) 2001-07-24
HK1052386A1 (zh) 2003-09-11
JP3588324B2 (ja) 2004-11-10
JP2002544576A (ja) 2002-12-24
EP1133702B1 (de) 2004-04-14
AU2757800A (en) 2001-04-30

Similar Documents

Publication Publication Date Title
ATE264510T1 (de) Umkonfigurierbare integrierte schaltung mit eingebautem fehlersuchsystem für ein simulationssystem
US6717433B2 (en) Reconfigurable integrated circuit with integrated debugging facilities and scalable programmable interconnect
DE60325860D1 (de) Schaltung mit asynchron arbeitenden komponenten
GB9111179D0 (en) An implementation of the ieee 1149.1 boundary-scan architecture
CN101593221B (zh) 一种防止异域时钟动态切换毛刺的方法和电路
DE60031081D1 (de) Regionalzeitmultiplexiertes emulationssystem
US11789073B2 (en) Scan test device and scan test method
KR910001782A (ko) 논리회로의 테스트용이화회로
CN110928813A (zh) 一种基于双spi输出低频同步信号的系统及其方法
EP0926598B1 (de) Benutzerprogrammierbares Gatterfeld mit integrierten Fehlersuchsystemen
KR960002003A (ko) 메모리 시스템
CN218568028U (zh) 一种新型数据处理电路板
JPH09289445A (ja) 同期式カウンタ
JP2001515238A (ja) フルカスタムタイミングドメインおよびセミカスタムタイミングドメインに対するインタフェース回路
EP1864379B1 (de) Verfahren zur race-verhinderung und einrichtung mit race-verhinderungsfähigkeiten
KR19980055012A (ko) 시스템의 클럭 제어회로
WO2001031516A3 (en) An emulation system having a efficient emulation signal routing architecture
JPH04215079A (ja) タイミング発生器
SU1462323A1 (ru) Устройство формировани контрольных кодов
JPH06201794A (ja) 半導体装置のテスト回路
Upadhyayula Enhanced Scan in Low Power Scan Testing
JP2565189B2 (ja) 信号処理回路
RU2020555C1 (ru) Многофункциональный логический модуль
UA49638A (uk) Пристрій для оптимізації діагностичних тестів
JP2000046909A (ja) 半導体集積回路装置及びその試験方法

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties