ATE137608T1 - Planarisationsmethode für ic-struktur - Google Patents
Planarisationsmethode für ic-strukturInfo
- Publication number
- ATE137608T1 ATE137608T1 AT90203418T AT90203418T ATE137608T1 AT E137608 T1 ATE137608 T1 AT E137608T1 AT 90203418 T AT90203418 T AT 90203418T AT 90203418 T AT90203418 T AT 90203418T AT E137608 T1 ATE137608 T1 AT E137608T1
- Authority
- AT
- Austria
- Prior art keywords
- planarizing
- layer
- low melting
- carried out
- melting inorganic
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract 3
- 238000000151 deposition Methods 0.000 abstract 3
- 230000008018 melting Effects 0.000 abstract 3
- 238000002844 melting Methods 0.000 abstract 3
- 238000005530 etching Methods 0.000 abstract 2
- 229910052810 boron oxide Inorganic materials 0.000 abstract 1
- 239000011248 coating agent Substances 0.000 abstract 1
- 238000000576 coating method Methods 0.000 abstract 1
- 238000001723 curing Methods 0.000 abstract 1
- 230000008021 deposition Effects 0.000 abstract 1
- JKWMSGQKBLHBQQ-UHFFFAOYSA-N diboron trioxide Chemical compound O=BOB=O JKWMSGQKBLHBQQ-UHFFFAOYSA-N 0.000 abstract 1
- 238000001312 dry etching Methods 0.000 abstract 1
- 238000001035 drying Methods 0.000 abstract 1
- 239000011810 insulating material Substances 0.000 abstract 1
- 239000000463 material Substances 0.000 abstract 1
- 239000000075 oxide glass Substances 0.000 abstract 1
- 229910052710 silicon Inorganic materials 0.000 abstract 1
- 239000010703 silicon Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
- H01L21/31055—Planarisation of the insulating layers involving a dielectric removal step the removal being a chemical etching step, e.g. dry etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76819—Smoothing of the dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
- Drying Of Semiconductors (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US26950888A | 1988-11-10 | 1988-11-10 |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE137608T1 true ATE137608T1 (de) | 1996-05-15 |
Family
ID=23027564
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT90203418T ATE137608T1 (de) | 1988-11-10 | 1989-10-24 | Planarisationsmethode für ic-struktur |
AT90203417T ATE137358T1 (de) | 1988-11-10 | 1989-10-24 | Planarisationsmethode für ic-struktur |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT90203417T ATE137358T1 (de) | 1988-11-10 | 1989-10-24 | Planarisationsmethode für ic-struktur |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP0368504A3 (de) |
JP (1) | JPH02199831A (de) |
AT (2) | ATE137608T1 (de) |
DE (2) | DE68926344T2 (de) |
ES (2) | ES2088958T3 (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU5281690A (en) * | 1989-02-21 | 1990-09-26 | Lam Research Corporation | Novel glass deposition viscoelastic flow process |
JPH0774146A (ja) * | 1990-02-09 | 1995-03-17 | Applied Materials Inc | 低融点無機材料を使用する集積回路構造の改良された平坦化方法 |
JP3092185B2 (ja) * | 1990-07-30 | 2000-09-25 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
KR0182006B1 (ko) * | 1995-11-10 | 1999-04-15 | 김광호 | 반도체 패키지 장치 및 몰딩물질에 의해 발생하는 기생용량의 산출방법 |
KR102391994B1 (ko) * | 2017-08-14 | 2022-04-28 | 삼성디스플레이 주식회사 | 멀티 스택 접합체, 멀티 스택 접합체의 제조 방법 및 멀티 스택 접합체를 포함하는 표시 장치 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2961350A (en) * | 1958-04-28 | 1960-11-22 | Bell Telephone Labor Inc | Glass coating of circuit elements |
US3755720A (en) * | 1972-09-25 | 1973-08-28 | Rca Corp | Glass encapsulated semiconductor device |
DE2713647C2 (de) * | 1977-03-28 | 1984-11-29 | Tokyo Shibaura Electric Co., Ltd., Kawasaki, Kanagawa | Halbleitervorrichtung, bestehend aus einem Halbleitersubstrat und aus einem Oberflächenschutzfilm |
IE52971B1 (en) * | 1979-07-23 | 1988-04-27 | Fujitsu Ltd | Method of manufacturing a semiconductor device wherein first and second layers are formed |
JPS5648140A (en) * | 1979-09-27 | 1981-05-01 | Seiko Epson Corp | Manufacture of semiconductor device |
US4407851A (en) * | 1981-04-13 | 1983-10-04 | Tokyo Shibaura Denki Kabushiki Kaisha | Method for manufacturing semiconductor device |
JPS5834945A (ja) * | 1981-08-26 | 1983-03-01 | Nippon Telegr & Teleph Corp <Ntt> | 多層配線構造体 |
JPS58190043A (ja) * | 1982-04-30 | 1983-11-05 | Seiko Epson Corp | 多層配線法 |
JPS58210634A (ja) * | 1982-05-31 | 1983-12-07 | Toshiba Corp | 半導体装置の製造方法 |
JPS62169442A (ja) * | 1986-01-22 | 1987-07-25 | Nec Corp | 素子分離領域の形成方法 |
-
1989
- 1989-10-24 EP EP19890310921 patent/EP0368504A3/de not_active Withdrawn
- 1989-10-24 AT AT90203418T patent/ATE137608T1/de not_active IP Right Cessation
- 1989-10-24 ES ES90203418T patent/ES2088958T3/es not_active Expired - Lifetime
- 1989-10-24 AT AT90203417T patent/ATE137358T1/de not_active IP Right Cessation
- 1989-10-24 DE DE68926344T patent/DE68926344T2/de not_active Expired - Fee Related
- 1989-10-24 DE DE68926392T patent/DE68926392T2/de not_active Expired - Fee Related
- 1989-10-24 ES ES90203417T patent/ES2088957T3/es not_active Expired - Lifetime
- 1989-11-07 JP JP1289850A patent/JPH02199831A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
DE68926344T2 (de) | 1996-09-05 |
ES2088958T3 (es) | 1996-10-01 |
DE68926392D1 (de) | 1996-06-05 |
DE68926344D1 (de) | 1996-05-30 |
JPH02199831A (ja) | 1990-08-08 |
ES2088957T3 (es) | 1996-10-01 |
DE68926392T2 (de) | 1996-08-14 |
EP0368504A2 (de) | 1990-05-16 |
ATE137358T1 (de) | 1996-05-15 |
EP0368504A3 (de) | 1990-09-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0176977B1 (de) | Verfahren zur Herstellung von Halbleiterstrukturen und Anordnungen mit organischen dielektrischen Materialien gefüllten Gräben | |
EP0517475B1 (de) | Verfahren zur Beschichtung eines Substrates mit einem Kiesel-Vorprodukt | |
US3985597A (en) | Process for forming passivated metal interconnection system with a planar surface | |
EP0301756A3 (de) | Triamin-Entschichtungslösung für positive Photolacke | |
EP0715354A3 (de) | Isolator für integrierte Schaltungen und Verfahren | |
CA2056456A1 (en) | High performance passivation for semiconductor devices | |
DE68926392T2 (de) | Planarisationsmethode für IC-Struktur | |
JPS62106644A (ja) | 半導体構造形成方法 | |
EP0422748A3 (de) | Planarisationsmethode für IC-Struktur | |
US7074720B2 (en) | Plasma treating apparatus, plasma treating method and method of manufacturing semiconductor device | |
US5827780A (en) | Additive metalization using photosensitive polymer as RIE mask and part of composite insulator | |
TW200420687A (en) | Stopper for chemical mechanical planarization, method for manufacturing same, and chemical mechanical planarization method | |
US5918152A (en) | Gap filling method using high pressure | |
US20050020046A1 (en) | Planarization for integrated circuits | |
JPS6255703B2 (de) | ||
US6071831A (en) | Method of reducing spiral defects by adding an isopropyl alcohol rinse step before depositing sog | |
JPH08111458A (ja) | 半導体装置およびその製造方法 | |
KR100608144B1 (ko) | 반도체 소자의 절연막 평탄화 방법 | |
KR100652294B1 (ko) | 반도체 소자의 층간 절연막 형성 방법 | |
JPS57100749A (en) | Manufacture of semiconductor device | |
KR900005344B1 (ko) | 반도체 기판의 평탄화 방법 | |
KR20020046828A (ko) | 트렌치 소자분리막의 형성방법 | |
US20040253837A1 (en) | Method for forming a dielectric layer of a semiconductor | |
KR19980048598A (ko) | 에스. 오. 지막의 경화 챔버 및 반도체 소자의 에스. 오. 지막 형성방법 | |
JPS63138753A (ja) | 配線形成方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
UEP | Publication of translation of european patent specification | ||
REN | Ceased due to non-payment of the annual fee |