ATE105430T1 - Interface fuer ein rechnersystem mit reduziertem befehlssatz. - Google Patents

Interface fuer ein rechnersystem mit reduziertem befehlssatz.

Info

Publication number
ATE105430T1
ATE105430T1 AT8888300816T AT88300816T ATE105430T1 AT E105430 T1 ATE105430 T1 AT E105430T1 AT 8888300816 T AT8888300816 T AT 8888300816T AT 88300816 T AT88300816 T AT 88300816T AT E105430 T1 ATE105430 T1 AT E105430T1
Authority
AT
Austria
Prior art keywords
processor
bus
memory
instruction
buses
Prior art date
Application number
AT8888300816T
Other languages
English (en)
Inventor
William M Johnson
Gigy Baror
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ATE105430T1 publication Critical patent/ATE105430T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7828—Architectures of general purpose stored program computers comprising a single central processing unit without memory
    • G06F15/7835—Architectures of general purpose stored program computers comprising a single central processing unit without memory on more than one IC chip

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Selective Calling Equipment (AREA)
  • Executing Machine-Instructions (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)
  • Information Transfer Systems (AREA)
  • Memory System (AREA)
AT8888300816T 1987-02-09 1988-02-01 Interface fuer ein rechnersystem mit reduziertem befehlssatz. ATE105430T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/012,226 US4851990A (en) 1987-02-09 1987-02-09 High performance processor interface between a single chip processor and off chip memory means having a dedicated and shared bus structure
EP88300816A EP0283115B1 (de) 1987-02-09 1988-02-01 Interface für ein Rechnersystem mit reduziertem Befehlssatz

Publications (1)

Publication Number Publication Date
ATE105430T1 true ATE105430T1 (de) 1994-05-15

Family

ID=21753956

Family Applications (1)

Application Number Title Priority Date Filing Date
AT8888300816T ATE105430T1 (de) 1987-02-09 1988-02-01 Interface fuer ein rechnersystem mit reduziertem befehlssatz.

Country Status (5)

Country Link
US (1) US4851990A (de)
EP (1) EP0283115B1 (de)
JP (1) JPS63253459A (de)
AT (1) ATE105430T1 (de)
DE (1) DE3889366T2 (de)

Families Citing this family (69)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5142672A (en) * 1987-12-15 1992-08-25 Advanced Micro Devices, Inc. Data transfer controller incorporating direct memory access channels and address mapped input/output windows
DE68917326T2 (de) * 1988-01-20 1995-03-02 Advanced Micro Devices Inc Organisation eines integrierten Cachespeichers zur flexiblen Anwendung zur Unterstützung von Multiprozessor-Operationen.
US5029124A (en) * 1988-05-17 1991-07-02 Digital Equipment Corporation Method and apparatus for providing high speed parallel transfer of bursts of data
DE3856389T2 (de) * 1988-10-05 2000-09-07 Advanced Micro Devices, Inc. Eingabe-Ausgabe-Steuerung, die Eingabe/Ausgabe-Fenster mit Adressbereichen aufweist und die Fähigkeit zum vorherigen Lesen und späteren Schreiben besitzt
EP0375794A1 (de) * 1988-12-24 1990-07-04 International Business Machines Corporation Methode zur Synchronisierung von Signalen, die auf verschiedenen Chips mit On-Chip-Taktgebern verschiedener Frequenz erzeugt werden
US5109490A (en) * 1989-01-13 1992-04-28 International Business Machines Corporation Data transfer using bus address lines
US5088028A (en) * 1989-04-07 1992-02-11 Tektronix, Inc. Lock converting bus-to-bus interface system
US5146582A (en) * 1989-06-19 1992-09-08 International Business Machines Corp. Data processing system with means to convert burst operations into memory pipelined operations
JPH0338725A (ja) * 1989-07-05 1991-02-19 Mitsubishi Electric Corp データ処理装置及びマイクロプロセッサ
JPH05502526A (ja) * 1989-09-08 1993-04-28 オースペックス　システムズ　インコーポレイテッド 擬似同期ハンドシェイキングおよびブロックモードデータ転送を利用したエンハンストｖｍｅバスプロトコル
WO1991011765A1 (en) * 1990-01-29 1991-08-08 Teraplex, Inc. Architecture for minimal instruction set computing system
KR100210205B1 (ko) * 1990-03-15 1999-07-15 리패치 스톨캐쉬를 제공하기 위한 장치 및 방법
US6324120B2 (en) 1990-04-18 2001-11-27 Rambus Inc. Memory device having a variable data output length
IL96808A (en) 1990-04-18 1996-03-31 Rambus Inc Introductory / Origin Circuit Agreed Using High-Performance Brokerage
US6751696B2 (en) 1990-04-18 2004-06-15 Rambus Inc. Memory device having a programmable register
JP2910303B2 (ja) * 1990-06-04 1999-06-23 株式会社日立製作所 情報処理装置
US6006302A (en) * 1990-06-04 1999-12-21 Hitachi, Ltd. Multiple bus system using a data transfer unit
JP3215105B2 (ja) * 1990-08-24 2001-10-02 富士通株式会社 メモリアクセス装置
GB9019023D0 (en) * 1990-08-31 1990-10-17 Ncr Co Work station having multiplexing and burst mode capabilities
US5247644A (en) * 1991-02-06 1993-09-21 Advanced Micro Devices, Inc. Processing system with improved sequential memory accessing
JP2693651B2 (ja) * 1991-04-30 1997-12-24 株式会社東芝 並列プロセッサー
JPH07122865B2 (ja) * 1992-01-02 1995-12-25 インターナショナル・ビジネス・マシーンズ・コーポレイション バス動作の動作速度を制御するようにしたバス・インターフェースを有するコンピュータ・システム
EP0575651A1 (de) * 1992-06-24 1993-12-29 International Business Machines Corporation Mehrprozessorsystem
US5596749A (en) * 1992-09-21 1997-01-21 Texas Instruments Incorporated Arbitration request sequencer
US6098113A (en) * 1992-10-22 2000-08-01 Ncr Corporation Apparatus and method for address translation and allocation for a plurality of input/output (I/O) buses to a system bus
US5469544A (en) * 1992-11-09 1995-11-21 Intel Corporation Central processing unit address pipelining
US5499384A (en) * 1992-12-31 1996-03-12 Seiko Epson Corporation Input output control unit having dedicated paths for controlling the input and output of data between host processor and external device
JP3261665B2 (ja) * 1993-01-29 2002-03-04 インターナショナル・ビジネス・マシーンズ・コーポレーション データ転送方法及びデータ処理システム
JP2502932B2 (ja) * 1993-01-29 1996-05-29 インターナショナル・ビジネス・マシーンズ・コーポレイション デ―タ転送方法及びデ―タ処理システム
US5631935A (en) * 1993-05-06 1997-05-20 Run-Rad Unlimited Networking, Ltd. Method and apparatus for governing information transfer using an efficient transport protocol
US6289402B1 (en) * 1993-07-23 2001-09-11 Amiga Development Llc Bidirectional data transfer protocol primarily controlled by a peripheral device
GB2281137B (en) * 1993-08-20 1997-10-08 Advanced Risc Mach Ltd Data bus
AT400786B (de) * 1993-09-15 1996-03-25 Fendt Johann Mag Vorrichtung zur datenübertragung zwischen einem faxgerät und einer gegenstation
JP3904244B2 (ja) * 1993-09-17 2007-04-11 株式会社ルネサステクノロジ シングル・チップ・データ処理装置
EP0700002B1 (de) * 1994-08-31 1999-05-19 Motorola, Inc. Modulare Chipauswahl-Steuerschaltung
US5727005A (en) * 1994-08-31 1998-03-10 Le; Chinh H. Integrated circuit microprocessor with programmable memory access interface types
DE69513113T2 (de) * 1994-08-31 2000-06-21 Motorola, Inc. Verfahren zum synchronen Speicherzugriff
JP3153078B2 (ja) * 1994-09-09 2001-04-03 日本電気株式会社 データ処理装置
JP2630271B2 (ja) * 1994-09-14 1997-07-16 日本電気株式会社 情報処理装置
US5717931A (en) * 1994-12-20 1998-02-10 Motorola, Inc. Method and apparatus for communicating between master and slave electronic devices where the slave device may be hazardous
US5610864A (en) 1994-12-23 1997-03-11 Micron Technology, Inc. Burst EDO memory device with maximized write cycle timing
US6804760B2 (en) * 1994-12-23 2004-10-12 Micron Technology, Inc. Method for determining a type of memory present in a system
US6525971B2 (en) 1995-06-30 2003-02-25 Micron Technology, Inc. Distributed write data drivers for burst access memories
US5526320A (en) 1994-12-23 1996-06-11 Micron Technology Inc. Burst EDO memory device
JPH0969047A (ja) * 1995-09-01 1997-03-11 Sony Corp Ｒｉｓｃ型マイクロプロセッサおよび情報処理装置
US5815648A (en) * 1995-11-14 1998-09-29 Eccs, Inc. Apparatus and method for changing the cache mode dynamically in a storage array system
US7681005B1 (en) * 1996-01-11 2010-03-16 Micron Technology, Inc. Asynchronously-accessible memory device with mode selection circuitry for burst or pipelined operation
US5911051A (en) * 1996-03-29 1999-06-08 Intel Corporation High-throughput interconnect allowing bus transactions based on partial access requests
US6317803B1 (en) * 1996-03-29 2001-11-13 Intel Corporation High-throughput interconnect having pipelined and non-pipelined bus transaction modes
US6401186B1 (en) 1996-07-03 2002-06-04 Micron Technology, Inc. Continuous burst memory which anticipates a next requested start address
US6981126B1 (en) 1996-07-03 2005-12-27 Micron Technology, Inc. Continuous interleave burst access
JPH1097496A (ja) * 1996-09-20 1998-04-14 Sanyo Electric Co Ltd バス制御方法およびその方法を用いた装置
US6041379A (en) * 1996-10-04 2000-03-21 Northrop Grumman Corporation Processor interface for a distributed memory addressing system
US5887160A (en) * 1996-12-10 1999-03-23 Fujitsu Limited Method and apparatus for communicating integer and floating point data over a shared data path in a single instruction pipeline processor
US6662216B1 (en) * 1997-04-14 2003-12-09 International Business Machines Corporation Fixed bus tags for SMP buses
US5893157A (en) * 1997-05-28 1999-04-06 International Business Machines Corporation Blocking symbol control in a computer system to serialize accessing a data resource by simultaneous processor requests
US5895492A (en) * 1997-05-28 1999-04-20 International Business Machines Corporation Processor associated blocking symbol controls for serializing the accessing of data resources in a computer system
US5895494A (en) * 1997-09-05 1999-04-20 International Business Machines Corporation Method of executing perform locked operation instructions for supporting recovery of data consistency if lost due to processor failure, and a method of recovering the data consistency after processor failure
US7103742B1 (en) 1997-12-03 2006-09-05 Micron Technology, Inc. Burst/pipelined edo memory device
US6009261A (en) * 1997-12-16 1999-12-28 International Business Machines Corporation Preprocessing of stored target routines for emulating incompatible instructions on a target processor
US6477143B1 (en) 1998-01-25 2002-11-05 Dror Ginossar Method and apparatus for packet network congestion avoidance and control
US6425041B1 (en) 1998-06-05 2002-07-23 Micron Technology, Inc. Time-multiplexed multi-speed bus
US6311245B1 (en) * 1998-06-05 2001-10-30 Micron Technology, Inc. Method for time multiplexing a low-speed and a high-speed bus over shared signal lines of a physical bus
US7366829B1 (en) 2004-06-30 2008-04-29 Sun Microsystems, Inc. TLB tag parity checking without CAM read
US7509484B1 (en) 2004-06-30 2009-03-24 Sun Microsystems, Inc. Handling cache misses by selectively flushing the pipeline
US8290924B2 (en) * 2008-08-29 2012-10-16 Empire Technology Development Llc Providing answer to keyword based query from natural owner of information
US8627471B2 (en) * 2008-10-28 2014-01-07 Freescale Semiconductor, Inc. Permissions checking for data processing instructions
US9213665B2 (en) 2008-10-28 2015-12-15 Freescale Semiconductor, Inc. Data processor for processing a decorated storage notify
WO2013101147A1 (en) * 2011-12-30 2013-07-04 Intel Corporation Configurable reduced instruction set core

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3813651A (en) * 1971-12-29 1974-05-28 Tokyo Shibaura Electric Co Data processing system
US3938098A (en) * 1973-12-26 1976-02-10 Xerox Corporation Input/output connection arrangement for microprogrammable computer
JPS5126424A (ja) * 1974-08-29 1976-03-04 Tokyo Shibaura Electric Co Kiokuseigyosochi
US4263649A (en) * 1979-01-05 1981-04-21 Mohawk Data Sciences Corp. Computer system with two busses
JPS55160382A (en) * 1979-05-31 1980-12-13 Toshiba Corp Memory unit
US4360891A (en) * 1980-04-14 1982-11-23 Sperry Corporation Address and data interface unit
JPS5786959A (en) * 1980-11-19 1982-05-31 Matsushita Electric Ind Co Ltd Data transfer control system
US4507732A (en) * 1981-10-05 1985-03-26 Burroughs Corporation I/O subsystem using slow devices
US4528625A (en) * 1982-02-11 1985-07-09 Texas Instruments Incorporated Input/output instruction execution in microcomputer
DE3323824A1 (de) * 1983-07-01 1985-01-03 Siemens AG, 1000 Berlin und 8000 München Speicherprogrammierbare steuerung
JPS6033634A (ja) * 1983-08-04 1985-02-21 Nec Corp デ−タ処理装置
US4617662A (en) * 1983-12-12 1986-10-14 General Signal Corporation Vital message system with unique function identification
US4757439A (en) * 1984-11-02 1988-07-12 Measurex Corporation Memory bus architecture
US4727477A (en) * 1985-03-22 1988-02-23 International Business Machines Corp. Logically transportable microprocessor interface control unit permitting bus transfers with different but compatible other microprocessors
US4685088A (en) * 1985-04-15 1987-08-04 International Business Machines Corporation High performance memory system utilizing pipelining techniques

Also Published As

Publication number Publication date
EP0283115A3 (en) 1989-08-30
JPS63253459A (ja) 1988-10-20
DE3889366T2 (de) 1994-10-20
EP0283115B1 (de) 1994-05-04
EP0283115A2 (de) 1988-09-21
US4851990A (en) 1989-07-25
DE3889366D1 (de) 1994-06-09

Similar Documents

Publication Publication Date Title
ATE105430T1 (de) Interface fuer ein rechnersystem mit reduziertem befehlssatz.
EP0155443B1 (de) Mikrorechner-Datenverarbeitungssysteme welche die Bussteuerung durch Peripherieprozessoren erlaubt
EP0927938A4 (de) Datenübertragungssystem und verfahren
EP0321156A3 (de) Datenübertragungssteuerungsvorrichtung
JPS56166536A (en) Interface bus extender
JPH0749832A (ja) 情報処理装置
US5539666A (en) Data communications method and system coupling device
EP0192578A3 (de) Mehrbusanordnung mit einem Mikroprozessor mit getrennten Befehls- und Datenschnittstellen und Cachespeichern
KR0140571B1 (ko) 버스제어수단을 구비한 다중프로세서시스템
EP0382342A3 (de) DMA-Übertragung für Rechnersystem
EP0130471A3 (de) Interface-Kontroller zur Kopplung mehrerer asynchroner Busse und Datenverarbeitungssystem mit einem solchen Kontroller
KR890013568A (ko) 데이타 전송 제어장치
EP0568678B1 (de) Datenübertragungsvorrichtung
SU1264196A1 (ru) Устройство дл обмена информацией
SU1587524A1 (ru) Устройство дл сопр жени ЭВМ с каналом св зи
JPS6459446A (en) Information processing system
KR0126417B1 (ko) 다중채널 입출력 제어장치
KR0150032B1 (ko) 서로 다른 버스간의 데이타 트랜잭션 맵핑 장치
JPS5633725A (en) Connecting system for external unit
JPS57192154A (en) Continuous transmitting and receiving system for block signal
JPS6211951A (ja) チヤネル装置
KR960038626A (ko) 데이타 전송장치
KR960038631A (ko) 데이타 전송장치
JPS583247B2 (ja) 共通バス制御方式
WO1992006433A1 (en) Universal processor interface component

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties