WO2020189421A1 - 半導体ウェハおよび半導体装置の製造方法 - Google Patents
半導体ウェハおよび半導体装置の製造方法 Download PDFInfo
- Publication number
- WO2020189421A1 WO2020189421A1 PCT/JP2020/010406 JP2020010406W WO2020189421A1 WO 2020189421 A1 WO2020189421 A1 WO 2020189421A1 JP 2020010406 W JP2020010406 W JP 2020010406W WO 2020189421 A1 WO2020189421 A1 WO 2020189421A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- semiconductor wafer
- groove
- wafer
- semiconductor
- film
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 161
- 238000004519 manufacturing process Methods 0.000 title claims description 40
- 235000012431 wafers Nutrition 0.000 claims description 148
- 238000000034 method Methods 0.000 claims description 30
- 238000012545 processing Methods 0.000 claims description 25
- 238000005530 etching Methods 0.000 claims description 20
- 238000005192 partition Methods 0.000 claims description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 8
- 229910052710 silicon Inorganic materials 0.000 claims description 8
- 239000010703 silicon Substances 0.000 claims description 8
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 6
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 6
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 5
- 238000012986 modification Methods 0.000 claims description 4
- 230000004048 modification Effects 0.000 claims description 4
- 150000001875 compounds Chemical class 0.000 claims description 3
- 239000011521 glass Substances 0.000 claims description 3
- 239000010453 quartz Substances 0.000 claims description 3
- 229910052594 sapphire Inorganic materials 0.000 claims description 3
- 239000010980 sapphire Substances 0.000 claims description 3
- 239000010408 film Substances 0.000 description 73
- 239000003054 catalyst Substances 0.000 description 20
- 238000010586 diagram Methods 0.000 description 14
- 230000008569 process Effects 0.000 description 11
- 239000000243 solution Substances 0.000 description 11
- 239000000126 substance Substances 0.000 description 11
- 229910052751 metal Inorganic materials 0.000 description 10
- 239000002184 metal Substances 0.000 description 10
- 239000007772 electrode material Substances 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 6
- 239000007789 gas Substances 0.000 description 6
- 230000006870 function Effects 0.000 description 5
- 238000003860 storage Methods 0.000 description 5
- 238000012360 testing method Methods 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 239000010409 thin film Substances 0.000 description 4
- 235000009421 Myristica fragrans Nutrition 0.000 description 3
- 229910004298 SiO 2 Inorganic materials 0.000 description 3
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 3
- 239000001115 mace Substances 0.000 description 3
- 239000011148 porous material Substances 0.000 description 3
- 230000001681 protective effect Effects 0.000 description 3
- 239000002994 raw material Substances 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 238000005033 Fourier transform infrared spectroscopy Methods 0.000 description 2
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- 238000004833 X-ray photoelectron spectroscopy Methods 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 239000000945 filler Substances 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 239000011259 mixed solution Substances 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- WKBOTKDWSSQWDR-UHFFFAOYSA-N Bromine atom Chemical compound [Br] WKBOTKDWSSQWDR-UHFFFAOYSA-N 0.000 description 1
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 1
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 1
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 238000002441 X-ray diffraction Methods 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- QZPSXPBJTPJTSZ-UHFFFAOYSA-N aqua regia Chemical compound Cl.O[N+]([O-])=O QZPSXPBJTPJTSZ-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- GDTBXPJZTBHREO-UHFFFAOYSA-N bromine Substances BrBr GDTBXPJZTBHREO-UHFFFAOYSA-N 0.000 description 1
- 229910052794 bromium Inorganic materials 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000003575 carbonaceous material Substances 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 229910052801 chlorine Inorganic materials 0.000 description 1
- 239000000460 chlorine Substances 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910021389 graphene Inorganic materials 0.000 description 1
- 229910052736 halogen Inorganic materials 0.000 description 1
- 150000002367 halogens Chemical class 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 229910017604 nitric acid Inorganic materials 0.000 description 1
- 238000005121 nitriding Methods 0.000 description 1
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 1
- 229910000510 noble metal Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 239000012808 vapor phase Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
- C30B25/18—Epitaxial-layer growth characterised by the substrate
- C30B25/186—Epitaxial-layer growth characterised by the substrate being specially pre-treated by, e.g. chemical or physical means
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/02—Elements
- C30B29/06—Silicon
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/10—Inorganic compounds or compositions
- C30B29/16—Oxides
- C30B29/20—Aluminium oxides
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/10—Inorganic compounds or compositions
- C30B29/36—Carbides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
- H01L21/30608—Anisotropic liquid etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67098—Apparatus for thermal treatment
- H01L21/67103—Apparatus for thermal treatment mainly by conduction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/12—Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
Definitions
- the invention of the embodiment relates to a method for manufacturing a semiconductor wafer and a semiconductor device.
- NPW Non Product Wafer
- NPW Non Product Wafer
- a semiconductor device in which memory cells are three-dimensionally arranged on a semiconductor wafer is known.
- the problem to be solved by the invention of the embodiment is to provide a semiconductor wafer having a larger surface area.
- the semiconductor wafer of the embodiment includes a surface having at least one groove including an inner wall surface. The inner wall surface of the groove is exposed.
- FIG. 1 is a schematic view of the appearance of a semiconductor wafer
- FIG. 2 is a schematic top view showing a structural example of the semiconductor wafer, which is an XY plane including an X axis of the semiconductor wafer and an Y axis orthogonal to the X axis. Shows a part of.
- FIG. 3 is a schematic cross-sectional view showing a structural example of a semiconductor wafer, and shows a part of an XX cross section including an X axis and a Z axis orthogonal to the X axis and the Y axis.
- the semiconductor wafer 1 is an NPW, which is a wafer used for evaluating and measuring in advance various processes in film formation, etching, and other semiconductor manufacturing.
- a film forming process such as CVD (Chemical Vapor Deposition) or ALD (Atomic Layer Deposition) in which a raw material gas is reacted with a wafer surface to form a thin film, or plasma is supplied to a wafer surface to form a thin film.
- etching processes such as CDE (Chemical Dry Etching) for etching, ALE (Atomic Layer Etching) for supplying a raw material gas to the surface to etch a thin film, and Wet etching for supplying a liquid.
- the semiconductor wafer 1 of the embodiment may also be referred to as a dummy wafer, a test piece, or the like.
- the semiconductor wafer 1 includes a surface 10a extending in the X-axis direction and the Y-axis direction, and a surface 10b opposite to the surface 10a.
- the surface area of the surface 10a is preferably about the same as the surface area of the device forming surface of the semiconductor wafer on which the semiconductor device is formed or is being formed.
- a compound semiconductor wafer such as a silicon wafer, a silicon carbide wafer, a glass wafer, a quartz wafer, a sapphire wafer, or a GaAs substrate can be used.
- the shape of the semiconductor wafer 1 is not limited to the shape shown in FIG. 1, and may be, for example, a shape having an orientation flat.
- the surface 10a has a pattern including at least one groove 11.
- the groove 11 includes an inner wall surface 11a.
- the inner wall surface 11a is exposed to the surface 10a.
- the plurality of grooves 11 are juxtaposed along the X-axis direction of the surface 10a and extend in a line along the Y-axis direction of the surface 10a.
- the length L of the groove 11 in the long side direction is, for example, 4 ⁇ m or more, preferably 40 ⁇ m or more.
- the distance between the adjacent grooves 11 along the X-axis direction is, for example, 0.4 ⁇ m or more and 14 ⁇ m or less, preferably 1 ⁇ m or less.
- the ends of the grooves 11 adjacent to each other along the X-axis direction may be offset from each other along the Y-axis direction.
- the aspect ratio of the groove 11 is, for example, 50 or more and 1750 or less.
- the aspect ratio is defined by the ratio of the depth D of the groove 11 to the width W of the groove 11 shown in FIG.
- the width W of the groove 11 is, for example, 0.4 ⁇ m or more and 14 ⁇ m or less.
- the depth D of the groove 11 is, for example, 20 ⁇ m or more and less than or equal to the thickness of the semiconductor wafer 1, and the groove 11 may penetrate.
- the surface area of the surface 10a is, for example, 50 times or more, preferably 100 times or more, as compared with the surface area when the groove 11 is not formed. That is, when no groove or the like is formed on the surface 10b, it can be said to be 50 times or more, preferably 100 times or more the surface 10b.
- the groove 11 preferably has a depth D from the surface 10a of 20 ⁇ m or more and an aspect ratio of 50 or more, for example. As a result, it is possible to increase the surface area of the surface 10a and realize the groove 11 in which the film formed on the surface 10a can be easily removed.
- the groove 11 may be formed via the partition wall 12.
- the partition wall 12 When the length L, the depth D, and the aspect ratio of the groove 11 become large, the groove 11 collapses and is easily deformed.
- the partition wall 12 functions as a beam to support the groove 11, so that the deformation of the groove 11 can be suppressed.
- the partition walls 12 are provided at intervals of, for example, 100 ⁇ m or more in the Y-axis direction. Further, it is preferable that the lengths of the plurality of partition walls 12 in the Y-axis direction are the same. Further, as shown in FIG. 2, the positions of the partition walls 12 of the adjacent grooves 11 along the X-axis direction are displaced from each other along the Y-axis direction, and the regions between the adjacent grooves 11 are connected via the partition wall 12. May be.
- FIG. 4 is a schematic top view showing a structural example of the semiconductor wafer 1, and shows a part of an XY plane.
- the surface 10a of the semiconductor wafer 1 shown in FIG. 4 includes a region 101 and a region 102.
- the regions 101 and 102 are alternately arranged along, for example, the X-axis direction and the Y-axis direction.
- the distance between the region 101 and the region 102 is, for example, 2 ⁇ m or more.
- FIG. 4 shows one shot region among the plurality of shot regions formed on the surface 10a.
- FIG. 5 is a schematic top view showing the boundary between the area 101 and the area 102.
- the region 101 has a groove 111
- the region 102 has a groove 112.
- the plurality of grooves 111 are juxtaposed along the X-axis direction and extend along the Y-axis direction.
- the plurality of grooves 112 are juxtaposed along the Y-axis direction and extend along the X-axis direction.
- the extending direction of the groove 111 (length L direction) and the extending direction of the groove 112 (length L direction) are not limited to the directions orthogonal to each other, and may be any direction intersecting with each other.
- the groove 111 and the groove 112 are included in the groove 11. Therefore, the description of the groove 11 can be appropriately used for other explanations of the groove 111 and the groove 112.
- the structure of the surface 10a described above may be formed on the surface 10b.
- the semiconductor wafer 1 can be used as a test piece for forming a film on the semiconductor wafer 1 and evaluating it. Alternatively, it can also be used as a test piece for evaluating by etching after forming a film on the semiconductor wafer 1.
- the semiconductor wafer 1 has a pair of surfaces having different surface areas, and the difference in the amount of film formed on the pair of surfaces is large, so that the semiconductor wafer 1 tends to warp. Therefore, if all of the plurality of grooves 11 extend along the same direction, stress is applied in one direction, so that the warp of the semiconductor wafer 1 tends to increase.
- the direction in which the stress is applied can be dispersed and the warp of the semiconductor wafer 1 can be suppressed.
- the semiconductor wafer 1 can be repeatedly used as a test piece. That is, it is also possible to continuously perform the film forming process on the semiconductor wafer 1 or to continuously perform the film forming process and the etching process. Since the surface area is increased by the grooves 11, the change in the surface area can be suppressed even in the case of continuous film formation, and the film can be easily removed even in the case of etching.
- the surface 10a may further have a region 103, as shown in FIG.
- the region 103 is preferably a flat surface having no groove 11. Due to the flat surface, the region 103 has a spectroscopic ellipsometer having a wider minimum measurement region than the flat portion provided between the grooves 11, X-ray photoelectron spectroscopy (XPS), fluorescent X-ray analysis, and Fourier.
- XPS X-ray photoelectron spectroscopy
- FTIR Fourier Transform Infrared Spectroscopy
- the area of the region 103 may be smaller than, for example, the area of the region 101 or the area of the region 102.
- the region 103 is formed for each of a plurality of shot regions on the surface 10a, for example.
- the semiconductor wafer 1 can realize the groove 11 which is hard to be deformed by controlling the shape of the groove for increasing the surface area. Therefore, it is possible to suppress a change in the surface area when the semiconductor wafer 1 is repeatedly used.
- a semiconductor wafer having a larger surface area can be provided.
- the dimensions of the groove 11 described above are preferably set according to the type and film thickness of the film to be formed.
- the semiconductor wafer 1 can be manufactured by using, for example, catalyst-assisted chemical etching (MACE).
- MACE is a technique in which a substrate having a catalyst layer formed on the surface of the substrate is immersed in a chemical solution to etch only a region in contact with the catalyst layer substantially vertically.
- FIGS. 6 to 8 are diagrams for explaining an example of a method for manufacturing a semiconductor wafer.
- An example of a method for manufacturing a semiconductor wafer includes a catalyst layer forming step, an etching step, and a catalyst layer removing step.
- the catalyst layer 2 is formed on the surface 10a of the semiconductor wafer 1.
- the catalyst layer 2 contains a catalyst of a noble metal such as gold, silver, platinum, iridium, and palladium.
- the catalyst layer 2 can be formed by using, for example, sputtering, a CVD method, a plating method, or the like.
- the catalyst layer 2 may contain a catalyst of a carbon material such as graphene.
- the semiconductor wafer 1 is immersed in the first chemical solution (etching solution).
- etching solution for example, a mixed solution of hydrofluoric acid and hydrogen peroxide solution can be used.
- the material (for example, silicon) of the surface 10a dissolves in the etching solution at the contact portion between the surface 10a and the catalyst layer 2.
- the semiconductor wafer 1 is etched substantially vertically.
- the shape of the groove 11 is controlled, for example, by adjusting the size of the catalyst layer 2, the etching time, and the like.
- the catalyst layer 2 is removed from the surface 10a.
- the catalyst layer 2 is removed, for example, by impregnating the semiconductor wafer 1 with a second chemical solution.
- a second chemical solution for example, a mixed solution of hydrochloric acid and nitric acid (aqua regia) can be used.
- FIG. 9 is a diagram for explaining another manufacturing method example of the semiconductor wafer 1.
- the surface 10a is formed along the (110) surface of the semiconductor wafer 1
- the mask layer 3 is formed on the surface 10a
- the semiconductor wafer 1 is etched along the (111) surface of the semiconductor wafer 1. By doing so, the groove 11 is formed.
- the (111) plane of the semiconductor wafer 1 such as silicon is more stable than the (110) plane. Therefore, for example, when the semiconductor wafer 1 can be etched substantially vertically along the (111) plane by alkaline etching using an alkaline chemical solution to form a groove 11 having a large length L, depth D, and aspect ratio. Even so, the groove 11 can be easily formed.
- FIGS 10 to 14 are schematic cross-sectional views showing another structural example of the semiconductor wafer 1.
- the above description can be appropriately used for the same part as the above description of the semiconductor wafer 1.
- the surface 10a of the semiconductor wafer 1 shown in FIG. 10 further has a protrusion 13 formed at the bottom of the groove 11.
- the protrusion 13 is provided in the groove 11, and extends from the bottom surface of the groove 11 in the Z-axis direction, for example.
- the protrusion 13 is, for example, needle-shaped.
- the protrusion 13 is formed, for example, by forming a through hole in the catalyst layer 2 along the Z-axis direction and then etching the semiconductor wafer 1. By forming the through holes in the catalyst layer 2, it is possible to make it easier to etch the region of the contact portion between the surface 10a and the catalyst layer 2 that faces the opening. On the other hand, since the surface 10a and the region not facing the opening are difficult to be etched, they remain to form needle-shaped protrusions 13. The surface area of the surface 10a can be further increased by forming the protrusions 13.
- the surface 10a of the semiconductor wafer 1 shown in FIG. 11 further has a porous region 14.
- the porous region 14 is formed, for example, by etching a region between adjacent grooves 11 in a semiconductor wafer 1 with a first chemical solution or a second chemical solution.
- the surface area of the surface 10a can be further increased by forming the porous region 14.
- the pores 14a of the porous region 14 may be closed by filling the pores of the porous region 14 with the filler 4a. Further, as shown in FIG. 13, a protective film 4b may be formed on the entire surface 10a including the porous region 14. As a result, it is possible to prevent the porous region 14 from being further etched by repeatedly using the semiconductor wafer 1.
- the filler 4a and the protective film 4b for example, materials having heat resistance and chemical resistance such as carbon, silicon, silicon nitride, and silicon oxide are preferable, and silicon carbide and silicon nitride are more preferable.
- the pores 14a of the porous region 14 may be closed by dissolving the porous region 14 by annealing in a hydrogen atmosphere. As shown in FIG. 14, the surface 10a after melting has a curved surface. By dissolving the porous region 14, it is possible to prevent the porous region 14 from being etched.
- FIG. 15 is a schematic cross-sectional view showing a structural example of a semiconductor device using the semiconductor wafer 1.
- the semiconductor device shown in FIG. 15 includes a film 5 provided on the semiconductor wafer 1.
- the film 5 is formed on the surface 10a using a film forming apparatus such as a CVD apparatus.
- the film 5 functions as, for example, a base film for evaluating the film formation, for example, an etching target film for etching.
- the thickness of the film 5 is set according to the application.
- the film 5 may be a laminated film or may be formed on the protective film 4b shown in FIG.
- FIG. 16 is a schematic diagram showing a configuration example of a semiconductor manufacturing apparatus.
- FIG. 16 shows a configuration example of an LP-CVD (Low Pressure Chemical Vapor Deposition) device.
- the semiconductor manufacturing apparatus 20 shown in FIG. 16 includes a processing chamber 21 and a pipe 23 for supplying the raw material gas 22 into the processing chamber 21.
- the semiconductor manufacturing apparatus 20 further includes a vacuum pump, a heater, an exhaust system, a power source, a control circuit, and the like (not shown).
- An example of a method for manufacturing a semiconductor device includes a step of placing the device wafer 9 in the processing chamber 21, a step of placing the semiconductor wafer 1 of the embodiment in the processing chamber 21, and a step in the processing chamber 21. A step of simultaneously processing the device wafer 9 and the semiconductor wafer 1 is provided. The device wafer 9 and the semiconductor wafer 1 are placed in the processing chamber 21 in the same step or different steps.
- FIG. 16 when a plurality of device wafers 9 are processed in the processing chamber 21, at least one semiconductor wafer 1 is placed in the processing chamber 21 together with the plurality of device wafers 9, and a film forming process is performed at the same time. Shown. At least one semiconductor wafer 1 may be mounted, but it is preferable to mount a plurality of semiconductor wafers 1 as shown in FIG. Further, as shown in FIG. 16, the semiconductor wafer 1 is preferably arranged at least in the upper or lower region in the processing chamber 21.
- the semiconductor device formed on the device wafer 9 is, for example, a three-dimensional NAND flash memory.
- the film forming process in the manufacture of the three-dimensional NAND flash memory will be described.
- FIG. 17 is a schematic diagram showing a structural example of the semiconductor device.
- the semiconductor device shown in FIG. 17 includes a core insulating film 91, a semiconductor channel layer 92, a tunnel insulating film 931, a memory film 93 including a charge storage layer 932 and a block insulating film 933, an electrode material layer 94, and a metal layer 95. And an insulating layer 96.
- the electrode material layer 94 functions as a gate electrode (ward wire).
- the core insulating film 91, the semiconductor channel layer 92, and the memory film 93 are formed in the memory hole H and form a memory cell.
- the block insulating film 933 is, for example, a SiO 2 film (silicon oxide film).
- the charge storage layer 932 is, for example, a SiN film (silicon nitride film).
- the tunnel insulating film 931 is, for example, a laminated film including a SiO 2 film and a SiON film (silicon oxynitride film).
- the semiconductor channel layer 92 is, for example, a polysilicon layer.
- the core insulating film 91 is, for example, a SiO 2 film.
- Electrode material layer 94, respectively metal layer 95, and the insulating layer 96 is for example, W layer (tungsten layer), TiN film (titanium nitride film), and the Al 2 O 3 film (aluminum oxide film).
- the metal layer 95 functions as a barrier metal layer in the above-mentioned electrode layer
- the insulating layer 96 functions as a block insulating film together with the above-mentioned block insulating film 933.
- FIG. 18 a laminated film in which a plurality of sacrificial layers 97 and a plurality of insulating layers 98 are alternately laminated is formed on a semiconductor wafer 90 such as a silicon wafer, and in these sacrificial layers 97 and the insulating layer 98.
- a memory hole H which is a groove is provided.
- the sacrificial layer 97 is a region where the electrode material layer is later formed.
- the memory hole H is an area where the memory film 93 is formed later.
- the semiconductor wafer 1 forms, for example, the memory film 93, the semiconductor channel layer 92, and the core insulating film 91 in the manufacture of a semiconductor device, or the electrode material layer 94, the metal layer 95, the insulating layer 96, and the side surface of the memory hole H. It is used for the modification treatment and the etching treatment of the thin films including the sacrificial layer 97 and the insulating layer 98.
- the device wafer 9 in which the memory hole H is formed in the laminated body in which the plurality of sacrificial layers 97 and the plurality of insulating layers 98 shown in FIG. 18 are alternately laminated is placed in the processing chamber 21. It is formed by carrying in and forming a block insulating film 933, a charge storage layer 932, and a tunnel insulating film 931 in this order in the memory hole H.
- the metal layer 95 and the insulating layer 96 After the memory film 93 is formed, the plurality of sacrificial layers are removed, and the device wafer 9 having a cavity C between the plurality of insulating layers 98 is carried into the processing chamber 21. As shown in FIG. 19, it is formed by forming an insulating layer 96 and a metal layer 95 in this order in the cavity C. (This is called the replacement process.)
- the respective layers or films are formed. It includes oxidation by treatment with a gas containing oxygen after or during formation, nitriding by vapor phase treatment with a nitrogen-containing gas such as ammonia, and crystallization by heat treatment.
- a sacrificial layer containing desired impurities such as boron, phosphorus and metal is formed, and heat treatment is performed to diffuse the impurities to the target layer or film, and then the sacrificial layer is etched. Includes processing to remove. The same applies to the electrode material layer 94, the metal layer 95, and the insulating layer 96.
- the sacrificial layer 97 and the insulating layer 98 in FIG. 18, the block insulating film 933 formed in FIG. 19, the charge storage layer 932, the tunnel insulating film, and the semiconductor channel layer 92 are etched. Includes a process of thinning a layer or film with an etching gas containing halogen such as fluorine, chlorine, and bromine. The same applies to the electrode material layer 94, the metal layer 95, and the insulating layer 96.
- At least one semiconductor wafer 1 is carried into the processing chamber 21 together with the plurality of device wafers 9, and the same processing is performed.
- the semiconductor wafer 1 can be used as the dummy wafer when the desired processing result cannot be obtained at a specific position in the processing chamber 21.
- a plurality of processes may be performed.
- the semiconductor wafer 1 has a plurality of grooves 11 formed so as to have a large surface area. Therefore, it becomes a dummy wafer having the same surface area as the device wafer 9. Therefore, for example, it is possible to further reduce the variation in film formation in the processing chamber 21 due to the difference in surface area, and the film thickness, film composition, film density, etc.
- the sex can be further improved. That is, it becomes possible to manufacture a semiconductor device with further improved reliability.
- the semiconductor wafer 1 can also be applied to other semiconductor manufacturing apparatus.
- the semiconductor device is not limited to the three-dimensional NAND flash memory, and other semiconductor devices can also be applied.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Metallurgy (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Organic Chemistry (AREA)
- Inorganic Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Automation & Control Theory (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Ceramic Engineering (AREA)
- Weting (AREA)
- Non-Volatile Memory (AREA)
- Chemical Vapour Deposition (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Semiconductor Memories (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Element Separation (AREA)
- Recrystallisation Techniques (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Description
図1は、半導体ウェハの外観模式図であり、図2は、半導体ウェハの構造例を示す上面模式図であり、半導体ウェハのX軸とX軸に直交するY軸とを含むX-Y平面の一部を示す。図3は、半導体ウェハの構造例を示す断面模式図であり、X軸とX軸およびY軸に直交するZ軸とを含むX-Z断面の一部を示す。
半導体ウェハ1は、例えば触媒アシストエッチング(Metal-assisted Chemical Etching:MACE)を用いて製造することができる。MACEは、基板の表面に触媒層を形成した基板を薬液に浸漬することで、触媒層に接する領域のみを略垂直にエッチングする技術である。
図9は、半導体ウェハ1の他の製造方法例を説明するための図である。本例では、半導体ウェハ1の(110)面に沿って表面10aを形成するとともに、表面10aの上にマスク層3を形成し、半導体ウェハ1の(111)面に沿って半導体ウェハ1をエッチングすることにより溝11を形成する。
図10ないし図14は、半導体ウェハ1の他の構造例を示す断面模式図である。なお、上記半導体ウェハ1の説明と同じ部分については上記説明を適宜援用することができる。
図15は、半導体ウェハ1を用いた半導体装置の構造例を示す断面模式図である。図15に示す半導体装置は、半導体ウェハ1に設けられた膜5を具備する。膜5は、例えばCVD装置等の成膜装置を用いて表面10aの上に形成される。膜5は、例えば成膜評価するための下地膜、例えばエッチングするためのエッチング対象膜として機能する。膜5の厚さは、用途に応じて設定される。なお、膜5は積層膜であってもよく、図13に示す保護膜4b上に形成してもよい。
実施形態の半導体ウェハの使用方法例として、半導体装置の製造工程において上記半導体ウェハ1をダミーウェハとして使用する例について図16ないし図19を用いて説明する。
Claims (23)
- 内壁面を含む溝を少なくとも一つ有する表面を具備し、
前記溝は、前記内壁面が露出する、半導体ウェハ。 - 内壁面を含む溝を少なくとも一つ有する表面を具備し、
前記少なくとも一つの溝は、第1の溝と、第2の溝と、を含み、
前記第1の溝は、前記表面の第1の方向に沿って延在し、
前記第2の溝は、前記表面において前記第1の方向と交差する第2の方向に沿って延在する、半導体ウェハ。 - 前記溝は、前記表面からの深さが20μm以上であり且つアスペクト比が50以上である、請求項1または2に記載の半導体ウェハ。
- 前記表面の表面積は、前記表面の反対面の表面積の50倍以上である、請求項1ないし請求項3のいずれか一項に記載の半導体ウェハ。
- 前記溝は、隔壁を介して設けられる、請求項2ないし請求項4のいずれか一項に記載の半導体ウェハ。
- 前記表面は、多孔質領域をさらに有する、請求項1ないし請求項5のいずれか一項に記載の半導体ウェハ。
- 前記表面は、前記溝に設けられた突起をさらに有する、請求項1ないし請求項6のいずれか一項に記載の半導体ウェハ。
- 前記表面に設けられた膜をさらに具備する、請求項1ないし請求項7のいずれか一項に記載の半導体ウェハ。
- 前記膜は、炭化ケイ素または炭窒化ケイ素を含有する、請求項8に記載の半導体ウェハ。
- シリコンウェハ、炭化ケイ素ウェハ、ガラスウェハ、石英ウェハ、サファイアウェハ、または化合物半導体ウェハである、請求項1ないし請求項9のいずれか一項に記載の半導体ウェハ。
- 第1の表面と前記第1の表面に設けられた膜とを備え前記膜が第1の溝を有する第1の半導体ウェハを処理室内に載置するステップと、
内壁面を含む第2の溝を有し前記内壁面が露出する第2の表面を備える第2の半導体ウェハを前記処理室内に載置するステップと、
前記処理室内で、前記第1の半導体ウェハと前記第2の半導体ウェハとを同時に処理するステップと、
を具備する、半導体装置の製造方法。 - 前記膜は、交互に積層された第1の層と第2の層とを有する、請求項11に記載の半導体装置の製造方法。
- 前記処理は、成膜処理、エッチング処理、および改質処理からなる群より選ばれる少なくとも一つの処理を含む、請求項11または請求項12に記載の半導体装置の製造方法。
- 複数の前記第2の半導体ウェハを前記処理室内に載置する、請求項11ないし請求項13のいずれか一項に記載の半導体装置の製造方法。
- 前記第2の溝は、第3の溝と、第4の溝と、を含み、
前記第3の溝は、前記第2の表面の第1の方向に沿って延在し、
前記第4の溝は、前記第2の表面において前記第1の方向と交差する第2の方向に沿って延在する、請求項11ないし請求項14のいずれか一項に記載の半導体装置の製造方法。 - 前記第2の溝は、前記第2の表面からの深さが20μm以上であり且つアスペクト比が50以上である、請求項11ないし請求項15のいずれか一項に記載の半導体装置の製造方法。
- 前記第2の表面の表面積は、前記第2の表面の反対面の表面積の50倍以上である、請求項11ないし請求項16のいずれか一項に記載の半導体装置の製造方法。
- 前記第2の溝は、隔壁を介して設けられる、請求項11ないし請求項17のいずれか一項に記載の半導体装置の製造方法。
- 前記第2の表面は、多孔質領域をさらに有する、請求項11ないし請求項18のいずれか一項に記載の半導体装置の製造方法。
- 前記第2の表面は、前記第2の溝に設けられた突起をさらに有する、請求項11ないし請求項19のいずれか一項に記載の半導体装置の製造方法。
- 前記第2の半導体ウェハは、前記第2の表面に設けられた第3の膜をさらに具備する、請求項11ないし請求項20のいずれか一項に記載の半導体装置の製造方法。
- 前記第3の膜は、炭化ケイ素または炭窒化ケイ素を含有する、請求項21に記載の半導体装置の製造方法。
- 前記第2の半導体ウェハは、シリコンウェハ、炭化ケイ素ウェハ、ガラスウェハ、石英ウェハ、サファイアウェハ、または化合物半導体ウェハである、請求項11ないし請求項22のいずれか一項に記載の半導体装置の製造方法。
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020217028485A KR102637925B1 (ko) | 2019-03-20 | 2020-03-10 | 반도체 웨이퍼 및 반도체 장치의 제조 방법 |
CN202080019602.5A CN113544815B (zh) | 2019-03-20 | 2020-03-10 | 半导体晶圆及半导体装置的制造方法 |
JP2021507235A JP7346548B2 (ja) | 2019-03-20 | 2020-03-10 | 半導体ウェハおよび半導体装置の製造方法 |
EP20773287.6A EP3944288A4 (en) | 2019-03-20 | 2020-03-10 | SEMICONDUCTOR WAFER AND SEMICONDUCTOR DEVICE FABRICATION METHOD |
SG11202109726T SG11202109726TA (en) | 2019-03-20 | 2020-03-10 | Semiconductor wafer and method of manufacturing semiconductor apparatus |
US17/467,839 US20210407867A1 (en) | 2019-03-20 | 2021-09-07 | Semiconductor wafer and method of manufacturing semiconductor apparatus |
JP2023066092A JP2023089164A (ja) | 2019-03-20 | 2023-04-14 | 半導体ウェハの製造方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019052867 | 2019-03-20 | ||
JP2019-052867 | 2019-03-20 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/467,839 Continuation US20210407867A1 (en) | 2019-03-20 | 2021-09-07 | Semiconductor wafer and method of manufacturing semiconductor apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2020189421A1 true WO2020189421A1 (ja) | 2020-09-24 |
Family
ID=72519799
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2020/010406 WO2020189421A1 (ja) | 2019-03-20 | 2020-03-10 | 半導体ウェハおよび半導体装置の製造方法 |
Country Status (8)
Country | Link |
---|---|
US (1) | US20210407867A1 (ja) |
EP (1) | EP3944288A4 (ja) |
JP (2) | JP7346548B2 (ja) |
KR (1) | KR102637925B1 (ja) |
CN (1) | CN113544815B (ja) |
SG (1) | SG11202109726TA (ja) |
TW (2) | TWI815242B (ja) |
WO (1) | WO2020189421A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11616120B2 (en) | 2020-09-15 | 2023-03-28 | Kioxia Corporation | Semiconductor substrate, method of manufacturing semiconductor device, and method of manufacturing semiconductor substrate |
US11723216B2 (en) | 2019-09-18 | 2023-08-08 | Kioxia Corporation | Magnetic memory device |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5928368A (ja) * | 1982-08-09 | 1984-02-15 | Hitachi Ltd | 半導体容量素子 |
JPH1064776A (ja) * | 1996-08-15 | 1998-03-06 | Toshiba Ceramics Co Ltd | ダミーウエハ |
JP2000100675A (ja) * | 1998-09-25 | 2000-04-07 | Toshiba Corp | ダミーウェハー |
JP2005340597A (ja) * | 2004-05-28 | 2005-12-08 | Toshiba Ceramics Co Ltd | シリコンウェーハ熱処理用ボート |
JP2015176903A (ja) * | 2014-03-13 | 2015-10-05 | 東京エレクトロン株式会社 | 制御装置、基板処理装置及び基板処理システム |
KR20150131446A (ko) * | 2014-05-14 | 2015-11-25 | 삼성전자주식회사 | 더미 웨이퍼 |
JP2016146429A (ja) * | 2015-02-09 | 2016-08-12 | トヨタ自動車株式会社 | 半導体装置の製造方法 |
JP2017022233A (ja) * | 2015-07-09 | 2017-01-26 | 東京エレクトロン株式会社 | 縦型熱処理装置及び縦型熱処理装置の運転方法 |
US20170084452A1 (en) * | 2015-09-21 | 2017-03-23 | Samsung Electronics Co., Ltd. | Dummy wafer, thin-film forming method, and method of fabricating a semiconductor device using the same |
JP2017135238A (ja) * | 2016-01-27 | 2017-08-03 | 東芝メモリ株式会社 | 半導体記憶装置及びその製造方法 |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7045435B1 (en) * | 1998-11-03 | 2006-05-16 | Mosel Vitelic Inc | Shallow trench isolation method for a semiconductor wafer |
JP4631152B2 (ja) * | 2000-03-16 | 2011-02-16 | 株式会社デンソー | シリコン基板を用いた半導体装置の製造方法 |
US7157177B2 (en) * | 2002-01-03 | 2007-01-02 | Neah Power Systems, Inc. | Porous fuel cell electrode structures having conformal electrically conductive layers thereon |
US20060183055A1 (en) * | 2005-02-15 | 2006-08-17 | O'neill Mark L | Method for defining a feature on a substrate |
JP4957050B2 (ja) * | 2005-04-07 | 2012-06-20 | 富士電機株式会社 | 半導体装置およびその製造方法 |
CN100424841C (zh) * | 2005-10-12 | 2008-10-08 | 联华电子股份有限公司 | 制造半导体器件的方法及移除间隙壁的方法 |
JP2007214243A (ja) * | 2006-02-08 | 2007-08-23 | Renesas Technology Corp | 半導体装置の製造方法 |
JP5582710B2 (ja) * | 2009-03-24 | 2014-09-03 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
WO2010114887A1 (en) | 2009-03-31 | 2010-10-07 | Georgia Tech Research Corporation | Metal-assisted chemical etching of substrates |
JP2012035578A (ja) * | 2010-08-10 | 2012-02-23 | Sumitomo Electric Ind Ltd | ナノインプリント用モールド |
US20130052826A1 (en) * | 2011-08-30 | 2013-02-28 | Fujifilm Corporation | High Aspect Ratio Grid for Phase Contrast X-ray Imaging and Method of Making the Same |
US9608130B2 (en) * | 2011-12-27 | 2017-03-28 | Maxim Integrated Products, Inc. | Semiconductor device having trench capacitor structure integrated therein |
JP5993230B2 (ja) * | 2012-07-03 | 2016-09-14 | 株式会社日立ハイテクノロジーズ | 微細構造転写装置及び微細構造転写スタンパ |
US9466662B2 (en) * | 2012-12-28 | 2016-10-11 | Intel Corporation | Energy storage devices formed with porous silicon |
JP2016537210A (ja) | 2013-07-25 | 2016-12-01 | ザ ボード オブ トラスティーズ オブ ザ リーランド スタンフォード ジュニア ユニバーシティ | 電子アシスト技術を用いたワイヤアレイの移行および製造 |
US10032728B2 (en) * | 2016-06-30 | 2018-07-24 | Alpha And Omega Semiconductor Incorporated | Trench MOSFET device and the preparation method thereof |
US10276651B2 (en) * | 2017-09-01 | 2019-04-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Low warpage high density trench capacitor |
-
2020
- 2020-01-09 TW TW110146097A patent/TWI815242B/zh active
- 2020-01-09 TW TW109100702A patent/TWI811513B/zh active
- 2020-03-10 EP EP20773287.6A patent/EP3944288A4/en active Pending
- 2020-03-10 WO PCT/JP2020/010406 patent/WO2020189421A1/ja unknown
- 2020-03-10 KR KR1020217028485A patent/KR102637925B1/ko active IP Right Grant
- 2020-03-10 CN CN202080019602.5A patent/CN113544815B/zh active Active
- 2020-03-10 JP JP2021507235A patent/JP7346548B2/ja active Active
- 2020-03-10 SG SG11202109726T patent/SG11202109726TA/en unknown
-
2021
- 2021-09-07 US US17/467,839 patent/US20210407867A1/en active Pending
-
2023
- 2023-04-14 JP JP2023066092A patent/JP2023089164A/ja active Pending
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5928368A (ja) * | 1982-08-09 | 1984-02-15 | Hitachi Ltd | 半導体容量素子 |
JPH1064776A (ja) * | 1996-08-15 | 1998-03-06 | Toshiba Ceramics Co Ltd | ダミーウエハ |
JP2000100675A (ja) * | 1998-09-25 | 2000-04-07 | Toshiba Corp | ダミーウェハー |
JP2005340597A (ja) * | 2004-05-28 | 2005-12-08 | Toshiba Ceramics Co Ltd | シリコンウェーハ熱処理用ボート |
JP2015176903A (ja) * | 2014-03-13 | 2015-10-05 | 東京エレクトロン株式会社 | 制御装置、基板処理装置及び基板処理システム |
KR20150131446A (ko) * | 2014-05-14 | 2015-11-25 | 삼성전자주식회사 | 더미 웨이퍼 |
JP2016146429A (ja) * | 2015-02-09 | 2016-08-12 | トヨタ自動車株式会社 | 半導体装置の製造方法 |
JP2017022233A (ja) * | 2015-07-09 | 2017-01-26 | 東京エレクトロン株式会社 | 縦型熱処理装置及び縦型熱処理装置の運転方法 |
US20170084452A1 (en) * | 2015-09-21 | 2017-03-23 | Samsung Electronics Co., Ltd. | Dummy wafer, thin-film forming method, and method of fabricating a semiconductor device using the same |
JP2017135238A (ja) * | 2016-01-27 | 2017-08-03 | 東芝メモリ株式会社 | 半導体記憶装置及びその製造方法 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11723216B2 (en) | 2019-09-18 | 2023-08-08 | Kioxia Corporation | Magnetic memory device |
US11616120B2 (en) | 2020-09-15 | 2023-03-28 | Kioxia Corporation | Semiconductor substrate, method of manufacturing semiconductor device, and method of manufacturing semiconductor substrate |
Also Published As
Publication number | Publication date |
---|---|
EP3944288A4 (en) | 2022-11-16 |
JP2023089164A (ja) | 2023-06-27 |
TW202213460A (zh) | 2022-04-01 |
KR102637925B1 (ko) | 2024-02-20 |
CN113544815A (zh) | 2021-10-22 |
TWI815242B (zh) | 2023-09-11 |
EP3944288A1 (en) | 2022-01-26 |
TW202042286A (zh) | 2020-11-16 |
KR20210124397A (ko) | 2021-10-14 |
CN113544815B (zh) | 2024-07-26 |
JP7346548B2 (ja) | 2023-09-19 |
JPWO2020189421A1 (ja) | 2020-09-24 |
SG11202109726TA (en) | 2021-10-28 |
US20210407867A1 (en) | 2021-12-30 |
EP3944288A8 (en) | 2022-03-09 |
TWI811513B (zh) | 2023-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7500367B2 (ja) | 半導体ウェハおよび半導体装置の製造方法 | |
JP2023089164A (ja) | 半導体ウェハの製造方法 | |
TWI720673B (zh) | 經硼摻雜之非晶形碳硬遮罩及相關方法 | |
JP6056136B2 (ja) | ドライエッチング方法 | |
JP2008502147A (ja) | 低k材料上にTaN拡散バリア領域を堆積する方法(低k材料上のTaN拡散バリア領域のPE−ALD) | |
JP2017163032A (ja) | 半導体装置の製造方法 | |
JP2008182200A (ja) | ポリシリコン層及び層構造のパターニング方法 | |
JP2020047706A (ja) | 半導体装置およびその製造方法 | |
JP2020047620A (ja) | 半導体装置およびその製造方法 | |
JP7400058B2 (ja) | 半導体装置の製造方法およびエッチング方法 | |
US10559578B2 (en) | Deposition of cobalt films with high deposition rate | |
KR102270458B1 (ko) | 워드라인 저항을 낮추는 방법들 | |
JP2020150225A (ja) | 半導体装置の製造方法 | |
JP2020047702A (ja) | 半導体装置およびその製造方法 | |
US20210242031A1 (en) | Method for using ultra-thin etch stop layers in selective atomic layer etching | |
US11715780B2 (en) | High performance and low power semiconductor device | |
US20230087266A1 (en) | Method for Producing a Three-Dimensionally Integrated Semiconductor Memory | |
JP5669417B2 (ja) | 半導体装置の製造方法 | |
JP2023083853A (ja) | 半導体製造装置および半導体装置の製造方法 | |
JP2016181470A (ja) | プラズマ生成装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 20773287 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2021507235 Country of ref document: JP Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 20217028485 Country of ref document: KR Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2020773287 Country of ref document: EP Effective date: 20211020 |