WO2018028008A1 - Goa电路 - Google Patents
Goa电路 Download PDFInfo
- Publication number
- WO2018028008A1 WO2018028008A1 PCT/CN2016/097305 CN2016097305W WO2018028008A1 WO 2018028008 A1 WO2018028008 A1 WO 2018028008A1 CN 2016097305 W CN2016097305 W CN 2016097305W WO 2018028008 A1 WO2018028008 A1 WO 2018028008A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- thin film
- film transistor
- gate
- electrically connected
- node
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
- G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/18—Digital stores in which the information is moved stepwise, e.g. shift registers using capacitors as main elements of the stages
- G11C19/182—Digital stores in which the information is moved stepwise, e.g. shift registers using capacitors as main elements of the stages in combination with semiconductor elements, e.g. bipolar transistors, diodes
- G11C19/184—Digital stores in which the information is moved stepwise, e.g. shift registers using capacitors as main elements of the stages in combination with semiconductor elements, e.g. bipolar transistors, diodes with field-effect transistors, e.g. MOS-FET
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0283—Arrangement of drivers for different directions of scanning
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
Definitions
- the present invention relates to the field of display technologies, and in particular, to a GOA circuit.
- LCD Liquid crystal display
- PDAs personal digital assistants
- digital cameras computer screens or laptop screens, etc.
- GOA technology (Gate Driver on Array) is an array substrate row driving technology.
- the original array process of the liquid crystal display panel is used to fabricate a horizontal scanning line driving circuit on a substrate around the display area, so that it can replace the external integrated circuit board ( (Integrated Circuit, IC) to complete the horizontal scanning line drive.
- IC integrated circuit board
- GOA technology can reduce the bonding process of external ICs, have the opportunity to increase productivity and reduce product cost, and can make LCD panels more suitable for making narrow borders or no borders. Display product.
- FIG. 1 is a circuit diagram of a conventional GOA circuit including a cascaded multi-level GOA unit: each GOA unit includes: a forward-reverse scan control module 100, an output module 200, and The node control module 300 is configured to be a positive integer.
- the forward-reverse scan control module 100 includes: a first thin film transistor T1, and a gate of the first thin film transistor T1 is electrically connected to The gate scan driving signal G(n-2) of the upper n-2th GOA unit, the source is connected to the forward scanning control signal U2D, and the drain is electrically connected to the first node H(n);
- the gate of the third thin film transistor T3 is electrically connected to the gate scan driving signal G(n+2) of the n+th stage GOA unit of the next two stages, and the source is connected to the reverse scan control.
- the signal D2U, the drain is electrically connected to the first node H(n);
- the output unit 200 includes: a second thin film transistor T2, and the gate of the second thin film transistor T2 is electrically connected to the second node Q(n)
- the source is connected to the mth clock signal CK(m), and the drain is electrically connected to the gate scan driving signal G(n) of the nth stage GOA unit; a capacitor C1, one end of the first capacitor C1 is electrically connected to the second node Q(n), and the other end is electrically connected to the gate scan driving signal G(n) of the nth stage GOA unit;
- the module 300 includes: a fourth thin film transistor T4, the gate of the fourth thin film transistor T4 is electrically connected to the third node P(n), and the source is electrically connected to the gate scan driving signal G of the nth stage GOA unit.
- the drain is connected to the constant voltage low potential VGL;
- the fifth thin film transistor T5, the gate of the fifth thin film transistor T5 is connected to the constant voltage high potential VGH, and the source is electrically Connected to the first node H(n), the drain is electrically connected to the second node Q(n);
- the sixth thin film transistor T6, the gate of the sixth thin film transistor T6 is electrically connected to the third node P ( n), the source is electrically connected to the first node H(n), the drain is connected to the constant voltage low potential VGL;
- the seventh thin film transistor T7, the gate of the seventh thin film transistor T7 is electrically connected to the first node H(n), the source is electrically connected to the third node P(n), the drain is connected to the constant voltage low potential VGL;
- the eighth thin film transistor T8, the gate of the eighth thin film transistor T8 is connected to the m+th Two clock signals CK(m+2), the source is connected to the constant voltage high potential VGH, the drain is electrically connected
- the first thin film transistor T1 and the third thin film transistor T3 form a forward-reverse scan control unit 100, and the first thin film transistor T1 and the third thin film transistor T3 need to be respectively connected to the forward scan.
- the control signal U2D and the reverse scan control signal D2U in the forward scan, the forward scan control signal U2D is at a high level, the reverse scan control signal D2U is at a low level; and in the reverse scan, the reverse scan control signal D2U is High level, the forward scan control signal U2D is low.
- an integrated circuit has the function of outputting the control signal, which limits the selectable range of the IC, and at the same time, due to the presence of the forward scan control signal U2D and the reverse scan control signal D2U, the wiring (Layout) design is also not conducive to the implementation of narrow-framed liquid crystal displays.
- the present invention provides a GOA circuit comprising: a plurality of cascaded GOA units, each of the GOA units including: a forward-reverse scan control module electrically connected to the forward-reverse scan control module An output module, a pull-down module electrically connected to the output module, and a pull-down control module electrically connected to the forward-reverse scan control module, the output module, and the pull-down module;
- n and m be positive integers, except for the first level and the last level of the GOA unit, in the nth level GOA unit:
- the forward/reverse scan control module accesses a gate scan driving signal of the n-1th stage GOA unit of the upper stage, a gate scan driving signal of the n+1th stage GOA unit of the next stage, and a first constant piezoelectric position And for outputting the first constant piezoelectric position to the output module according to the gate scan driving signal of the upper n-1th GOA unit or the gate scan driving signal of the next n+1th GOA unit, thereby controlling the
- the output unit is turned on to implement forward scanning or reverse scanning of the GOA circuit;
- the output module is configured to output an nth-level gate scan drive during the action of the nth stage GOA unit Dynamic signal
- the pull-down module is configured to pull down a potential of the n-th gate scan driving signal during a non-active period of the n-th stage GOA unit;
- the pull-down control module is configured to close the pull-down module and maintain the output module open during the action of the n-th stage GOA unit, and open the pull-down module and close the output module during the inactive period of the n-th GOA unit.
- the forward-reverse scan control module includes: a first thin film transistor, a gate of the first thin film transistor is connected to a gate scan driving signal of a first-stage n-1th GOA unit, and a source is connected to the first constant a piezoelectric bit, the drain is electrically connected to the first node; and a third thin film transistor, the gate of the third thin film transistor is connected to a gate scan driving signal of the n+1th GOA unit of the next stage, and the source is connected Into the first constant piezoelectric position, the drain is electrically connected to the first node;
- the output unit includes: a second thin film transistor, a gate of the second thin film transistor is electrically connected to the second node, a source is connected to the mth clock signal, and a drain is connected to the gate of the nth stage GOA unit Scanning a driving signal; a first capacitor, one end of the first capacitor is electrically connected to the second node, and the other end is connected to the gate scan driving signal of the nth stage GOA unit;
- the pull-down module includes: a fourth thin film transistor, a gate of the fourth thin film transistor is electrically connected to the third node, a source is connected to a gate scan driving signal of the nth stage GOA unit, and a drain is connected to the second a constant voltage; and a second capacitor, one end of the second capacitor is electrically connected to the third node, and the other end is connected to the second constant piezoelectric position;
- the pull-down control module includes: a sixth thin film transistor, a gate of the sixth thin film transistor is electrically connected to the third node, a source is electrically connected to the first node, and a drain is connected to the second constant piezoelectric position; a thin film transistor, the gate of the seventh thin film transistor is electrically connected to the first node, the source is electrically connected to the third node, the drain is connected to the second constant voltage; and the eighth thin film transistor is The gate of the eight thin film transistor is connected to the m+2th clock signal, the source is connected to the first constant piezoelectric position, and the drain is electrically connected to the third node;
- the GOA unit further includes a voltage stabilizing module, the voltage stabilizing module includes: a fifth thin film transistor, a gate of the fifth thin film transistor is connected to the first constant piezoelectric position, and the source is electrically connected to the first node, and the drain Very electrically connected to the second node;
- the first constant piezoelectric potential is opposite to the potential of the second constant piezoelectric potential.
- the gate of the first thin film transistor is connected to a circuit start signal.
- the gate of the third thin film transistor is connected to the circuit start signal.
- the mth clock signal is the third clock signal, the m+2th clock signal is the first clock signal;
- the mth clock signal is the fourth clock signal, the m+2th clock signal Is the second clock signal.
- the first, second, third, and fourth clock signals have the same pulse period, and the falling edge of the previous clock signal is generated simultaneously with the rising edge of the next clock signal.
- Each of the thin film transistors is an N-type thin film transistor, the first constant piezoelectric potential is a constant voltage high potential, and the second constant piezoelectric potential is a constant voltage low potential.
- Each of the thin film transistors is a P-type thin film transistor, the first constant piezoelectric potential is a constant voltage low potential, and the second constant piezoelectric potential is a constant voltage high potential.
- Each of the thin film transistors is an amorphous silicon thin film transistor, a low temperature polysilicon thin film transistor, or an oxide semiconductor thin film transistor.
- the present invention also provides a GOA circuit, comprising: a plurality of cascaded GOA units, each of the GOA units comprising: a forward-reverse scan control module, and an electrical connection output module with the forward-reverse scan control module a pull-down module electrically connected to the output module, and a pull-down control module electrically connected to the forward-reverse scan control module, the output module, and the pull-down module;
- n and m be positive integers, except for the first level and the last level of the GOA unit, in the nth level GOA unit:
- the forward/reverse scan control module accesses a gate scan driving signal of the n-1th stage GOA unit of the upper stage, a gate scan driving signal of the n+1th stage GOA unit of the next stage, and a first constant piezoelectric position And for outputting the first constant piezoelectric position to the output module according to the gate scan driving signal of the upper n-1th GOA unit or the gate scan driving signal of the next n+1th GOA unit, thereby controlling the
- the output unit is turned on to implement forward scanning or reverse scanning of the GOA circuit;
- the output module is configured to output a gate scan driving signal of the nth stage GOA unit during the action of the nth stage GOA unit;
- the pull-down module is configured to pull down a potential of a gate scan driving signal of the n-th stage GOA unit during a non-active period of the n-th stage GOA unit;
- the pull-down control module is configured to close the pull-down module and maintain the output module open during the action of the n-th stage GOA unit, open the pull-down module and close the output module during the inactive period of the n-th GOA unit;
- the forward-reverse scan control module includes: a first thin film transistor, a gate of the first thin film transistor is connected to a gate scan driving signal of a first-stage n-1th GOA unit, and a source is connected to the first a constant piezoelectric position, the drain is electrically connected to the first node; and a third thin film transistor, the gate of the third thin film transistor is connected to the gate scan driving signal of the n+1th GOA unit of the next stage, the source The pole is connected to the first constant piezoelectric position, and the drain is electrically connected to the first node;
- the output unit includes: a second thin film transistor, a gate of the second thin film transistor is electrically connected to the second node, a source is connected to the mth clock signal, and a drain is connected to the gate of the nth stage GOA unit a scan driving signal; and a first capacitor, one end of the first capacitor is electrically connected to the other end of the second node, and the gate scan driving signal of the nth stage GOA unit is connected;
- the pull-down module includes: a fourth thin film transistor, a gate of the fourth thin film transistor is electrically connected to the third node, and a source is electrically connected to a gate scan driving signal of the nth stage GOA unit, and the drain is connected. a second constant piezoelectric position; and a second capacitor, one end of the second capacitor is electrically connected to the third node, and the other end is connected to the second constant piezoelectric position;
- the pull-down control module includes: a sixth thin film transistor, a gate of the sixth thin film transistor is electrically connected to the third node, a source is electrically connected to the first node, and a drain is connected to the second constant piezoelectric position; a thin film transistor, the gate of the seventh thin film transistor is electrically connected to the first node, the source is electrically connected to the third node, the drain is connected to the second constant voltage; and the eighth thin film transistor is The gate of the eight thin film transistor is connected to the m+2th clock signal, the source is connected to the first constant piezoelectric position, and the drain is electrically connected to the third node;
- the GOA circuit further includes a voltage stabilizing module, the voltage stabilizing module includes: a fifth thin film transistor, a gate of the fifth thin film transistor is connected to the first constant piezoelectric position, and the source is electrically connected to the first node, and the drain Very electrically connected to the second node;
- the first constant piezoelectric potential is opposite to the potential of the second constant piezoelectric potential
- a gate of the first thin film transistor is connected to a circuit start signal
- the gate of the third thin film transistor is connected to the circuit start signal
- Each of the thin film transistors is an amorphous silicon thin film transistor, a low temperature polysilicon thin film transistor, or an oxide semiconductor thin film transistor.
- the present invention provides a GOA circuit.
- the forward and reverse scan control module of the GOA circuit includes a first thin film transistor and a third thin film transistor.
- the gate of the first thin film transistor is electrically connected to the upper surface.
- a gate scan driving signal of the first n-1th stage GOA unit the source is connected to the first constant piezoelectric level, the drain is electrically connected to the first node, and the gate of the third thin film transistor is electrically connected to the lower
- the gate scan driving signal of the first n+1th GOA unit the source is connected to the first constant piezoelectric position, and the drain is electrically connected to the first node, and the GOA circuit can be controlled by the two thin film transistors. Switching between scans reduces the number of control signals compared to the prior art without increasing the thin film transistors and capacitors, and can expand the selection range of the IC, thereby facilitating the realization of a narrow bezel of the liquid crystal display.
- 1 is a circuit diagram of a conventional GOA circuit
- FIG. 2 is a circuit diagram of a GOA circuit of the present invention
- FIG. 3 is a circuit diagram of a first stage GOA unit of the GOA circuit of the present invention.
- FIG. 4 is a circuit diagram of a final stage GOA unit of the GOA circuit of the present invention.
- Figure 6 is a timing chart of the reverse scan of the GOA circuit of the present invention.
- the present invention provides a GOA circuit, including: a plurality of cascaded GOA units, each of the GOA units includes: a forward-reverse scan control module 100, and the forward-reverse scan control module 100 a connection output module 200, a pull-down module (300) electrically connected to the output module 200, and a pull-down control module 400 electrically connected to the forward-reverse scan control module 100, the output module 200, and the pull-down module 300;
- n and m be positive integers, except for the first level and the last level of the GOA unit, in the nth level GOA unit:
- the forward/reverse scan control module 100 accesses the gate scan driving signal G(n-1) of the upper n-1th stage GOA unit and the gate scan driving signal of the n+1th stage GOA unit of the next stage. G(n+1), and a first constant piezoelectric position for driving the gate drive signal G(n-1) or the next n+1th GOA unit according to the upper n-1th GOA unit.
- the gate scan driving signal G(n+1) outputs a first constant piezoelectric position to the output module 200, thereby controlling the output unit 200 to be turned on to implement forward scanning or reverse scanning of the GOA circuit;
- the output module 200 is configured to output a gate scan driving signal G(n) of the nth stage GOA unit during the action of the nth stage GOA unit;
- the pull-down module 300 is configured to pull down a potential of a gate scan driving signal G(n) of the n-th stage GOA unit during an inactive period of the n-th stage GOA unit;
- the pull-down control module 400 is configured to close the pull-down module 300 during the action of the n-th stage GOA unit and maintain the output module 200 open, and open during the inactive period of the n-th GOA unit The module 300 is pulled and the output module 200 is turned off.
- the forward-reverse scan control module 100 includes: a first thin film transistor T1, and a gate of the first thin film transistor T1 is connected to a gate scan driving signal G of an upper n-1th stage GOA unit ( N-1), the source is connected to the first constant piezoelectric position, the drain is electrically connected to the first node H(n); and the third thin film transistor T3 is connected to the gate of the third thin film transistor T3.
- the gate of the n+1th stage GOA unit scans the driving signal G(n+1), the source is connected to the first constant voltage, and the drain is electrically connected to the first node H(n);
- the output unit 200 includes a second thin film transistor T2.
- the gate of the second thin film transistor T2 is electrically connected to the second node Q(n), and the source is connected to the mth clock signal CK(m).
- a pole is connected to the gate scan driving signal G(n) of the nth stage GOA unit; and a first capacitor C1, one end of the first capacitor C1 is electrically connected to the second node Q(n), and the other end is connected to the first a gate scan driving signal G(n) of the n-stage GOA unit;
- the pull-down module 300 includes: a fourth thin film transistor T4, the gate of the fourth thin film transistor T4 is electrically connected to the third node P(n), and the source is connected to the gate scan driving signal of the nth stage GOA unit. G(n), the drain is connected to the second constant voltage; and the second capacitor C2 is electrically connected to the third node P(n) and the other end is connected to the second constant voltage ;
- the pull-down control module 400 includes a sixth thin film transistor T6.
- the gate of the sixth thin film transistor T6 is electrically connected to the third node P(n), and the source is electrically connected to the first node H(n).
- the drain is connected to the second constant voltage; the seventh thin film transistor T7, the gate of the seventh thin film transistor T7 is electrically connected to the first node H(n), and the source is electrically connected to the third node P(n).
- the drain is connected to the second constant piezoelectric potential; the eighth thin film transistor T8, the gate of the eighth thin film transistor T8 is connected to the m+2th clock signal CK(m+2), and the source is connected to the first Constant piezoelectric position, the drain is electrically connected to the third node P(n);
- the GOA circuit further includes a voltage stabilizing module 500, the voltage stabilizing module 500 includes: a fifth thin film transistor T5, the gate of the fifth thin film transistor T5 is connected to the first constant piezoelectric position, and the source is electrically connected. At the first node H(n), the drain is electrically connected to the second node Q(n).
- the first constant piezoelectric potential is opposite to the potential of the second constant piezoelectric potential.
- the gate of the first thin film transistor T1 is connected to the circuit start signal STV.
- the gate of the third thin film transistor T3 is connected to the circuit start signal STV.
- the foregoing clock signals include four: a first, a second, a third, and a fourth clock signal; and when the mth clock signal CK(m) is a third clock signal, The M+2 clock signal CK(m+2) is the first clock signal; when the mth clock signal CK(m) is the fourth clock signal, the m+2th clock signal CK(m) +2) is the second clock signal.
- the first, second, third, and fourth clock signals have the same pulse period, and the falling edge of the previous clock signal is simultaneously generated with the rising edge of the next clock signal, that is, the first
- the first pulse signal of the clock signal is first generated, and the first pulse signal of the second clock signal is generated while the first pulse signal of the first clock signal ends, and the second clock signal is generated
- the first pulse signal of the third clock signal is generated while the end of one pulse signal, and the first pulse of the fourth clock signal is ended while the first pulse signal of the third clock signal ends.
- the signal is generated, and the second pulse signal of the first clock signal is generated while the first pulse signal of the fourth clock signal ends.
- each of the thin film transistors may be an N-type thin film transistor or a P-type thin film transistor.
- the first constant piezoelectric position is a constant voltage.
- the high potential VGH the second constant piezoelectric position is the constant voltage low potential VGL.
- the first constant piezoelectric potential is a constant voltage low potential VGL
- the second constant piezoelectric potential is a constant voltage high potential VGH.
- Each of the thin film transistors shown in FIG. 2 is an N-type thin film transistor.
- each of the thin film transistors may be selected from various types of thin film transistors such as an amorphous silicon thin film transistor, a low temperature polysilicon thin film transistor, and an oxide semiconductor thin film transistor.
- the GOA circuit N-type thin film transistor
- Phase 1 pre-charging phase: in this phase, the gate scan driving signal G(n-1) of the n-1th stage GOA cell is high, the first thin film transistor T1 is turned on, and the first node H(n) is pre- Charging to a high potential, the seventh thin film transistor T7 is turned on, the third node P(n) is pulled down to a constant voltage low potential VGL, and the fifth thin film transistor T5 is always turned on by the constant voltage high potential VGH, the second node Q (n) is also precharged to a high potential;
- the gate scan driving signal G(n) outputs a high potential phase: in this stage, the gate scan driving signal G(n-1) of the n-1th stage GOA cell is lowered to a low potential, and the first thin film transistor T1 Turning off, the second node Q(n) is kept at a high potential by the holding action of the first capacitor C1, the second thin film transistor T2 is turned on, the mth clock signal CK(m) provides a high potential, and the gate scan driving signal G ( n) outputting a high potential and passing it to the gate of the first thin film transistor T1 of the n+1th stage GOA cell of the next stage to realize the level transfer of the forward scan;
- Phase 3 the gate scan driving signal G(n) outputs a low potential phase: in this phase, the second node Q(n) is maintained at a high potential by the first capacitor C1, and the second thin film transistor T2 is turned on, The low potential of the m clock signals CK(m) is output via the gate scan driving signal G(n);
- Phase 4 the second node Q(n) pull-down phase: in this phase, the m+2th clock signal CK(m+2) provides a high potential, the eighth thin film transistor T8 is turned on, and the third node P(n) ) is charged to high Potential, the sixth thin film transistor T6 is turned on, the first and second nodes H(n), Q(n) are pulled down to a constant voltage low potential VGL;
- Phase 5 second node Q(n) and gate scan driving signal G(n) low potential sustaining phase: when the first node H(n) becomes low potential, the seventh thin film transistor T7 is in an off state, when the first When the m+2 clock signal CK(m+2) jumps to a high potential, the eighth thin film transistor T8 is turned on, and the third node P(n) is charged to a high potential, then the fourth thin film transistor T4 and the sixth thin film transistor T6 is in an on state, which can ensure that the low potential of the second node Q(n) and the gate scan driving signal G(n) is stable, and the second capacitor C2 has a certain high potential to the third node P(n). Keep it alive.
- FIG. 6 is a reverse scan timing diagram of the GOA circuit of the present invention, and the working process is different from the forward scanning in that it scans through the third thin film transistor T3, and the scanning sequence is the last one.
- the level is scanned to the first stage, that is, the signal output from the gate scan driving signal of the next stage GOA unit is transmitted to the gate of the third thin film transistor T3 of the upper stage GOA unit to drive the upper stage GOA unit to start outputting.
- the rest are the same as the forward scan, and will not be described here.
- the GOA circuit of the present invention does not require an IC to provide a forward scan control signal and a reverse scan control signal, and does not increase a thin film transistor or a capacitor, and also ensures that the GOA circuit has a forward and reverse scan function. It expands the selectable IC range of the GOA circuit, which is beneficial to realize the narrow border of the liquid crystal display.
- the present invention provides a GOA circuit.
- the forward and reverse scan control module of the GOA circuit includes a first thin film transistor and a third thin film transistor.
- the gate of the first thin film transistor is electrically connected to the previous one.
- a gate scan driving signal of the level n-1th GOA unit the source is connected to the first constant piezoelectric level, the drain is electrically connected to the first node, and the gate of the third thin film transistor is electrically connected to the next
- the gate scan driving signal of the n+1th stage GOA unit the source is connected to the first constant voltage bit, and the drain is electrically connected to the first node, and the GOA circuit can be controlled in the forward and reverse directions by the two thin film transistors. Switching between scans reduces the number of control signals compared to the prior art without increasing the thin film transistors and capacitors, and can expand the selection range of the IC, which is advantageous for realizing a narrow bezel of the liquid crystal display.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
- Liquid Crystal (AREA)
- Shift Register Type Memory (AREA)
Abstract
Description
Claims (14)
- 一种GOA电路,包括:级联的多个GOA单元,每个GOA单元均包括:正反向扫描控制模块、与所述正反向扫描控制模块电性连接输出模块、与所述输出模块电性连接的下拉模块、与所述正反向扫描控制模块、输出模块和下拉模块均电性连接的下拉控制模块;设n和m均为正整数,除第一级、与最后一级GOA单元外,在第n级GOA单元中:所述正反向扫描控制模块接入上一级第n-1级GOA单元的栅极扫描驱动信号、下一级第n+1级GOA单元的栅极扫描驱动信号、以及第一恒压电位,用于根据上一级第n-1级GOA单元的栅极扫描驱动信号或下一级第n+1级GOA单元的栅极扫描驱动信号向输出模块输出第一恒压电位,进而控制所述输出单元打开,实现GOA电路正向扫描或反向扫描;所述输出模块用于在第n级GOA单元作用期间输出第n级GOA单元的栅极扫描驱动信号;所述下拉模块用于在第n级GOA单元的非作用期间下拉所述第n级GOA单元的栅极扫描驱动信号的电位;所述下拉控制模块用于在第n级GOA单元的作用期间关闭下拉模块并维持输出模块打开,在第n级GOA单元的非作用期间打开下拉模块并关闭输出模块。
- 如权利要求1所述的GOA电路,其中,所述正反向扫描控制模块包括:第一薄膜晶体管,所述第一薄膜晶体管的栅极接入上一级第n-1级GOA单元的栅极扫描驱动信号,源极接入第一恒压电位,漏极电性连接于第一节点;以及第三薄膜晶体管,所述第三薄膜晶体管的栅极接入下一级第n+1级GOA单元的栅极扫描驱动信号,源极接入第一恒压电位,漏极电性连接于第一节点;所述输出单元包括:第二薄膜晶体管,所述第二薄膜晶体管的栅极电性连接于第二节点,源极接入第m条时钟信号,漏极接入第n级GOA单元的栅极扫描驱动信号;以及第一电容,所述第一电容的一端电性连接于第二节点另一端接入第n级GOA单元的栅极扫描驱动信号;所述下拉模块包括:第四薄膜晶体管,所述第四薄膜晶体管的栅极电性连接于第三节点,源极电性连接于第n级GOA单元的栅极扫描驱动信号,漏极接入第二恒压电位;以及第二电容,所述第二电容的一端电性连接于 第三节点,另一端接入第二恒压电位;所述下拉控制模块包括:第六薄膜晶体管,所述第六薄膜晶体管的栅极电性连接于第三节点,源极电性连接于第一节点,漏极接入第二恒压电位;第七薄膜晶体管,所述第七薄膜晶体管的栅极电性连接于第一节点,源极电性连接于第三节点,漏极接入第二恒压电位;以及第八薄膜晶体管,所述第八薄膜晶体管的栅极接入第m+2条时钟信号,源极接入第一恒压电位,漏极电性连接于第三节点;所述GOA电路还包括稳压模块,所述稳压模块包括:第五薄膜晶体管,所述第五薄膜晶体管的栅极接入第一恒压电位,源极电性连接于第一节点,漏极电性连接于第二节点;所述第一恒压电位与第二恒压电位的电位相反。
- 如权利要求2所述的GOA电路,其中,在第一级GOA单元中,所述第一薄膜晶体管的栅极接入电路起始信号。
- 如权利要求2所述的GOA电路,其中,在最后一级GOA单元中,所述第三薄膜晶体管的栅极接入电路起始信号。
- 如权利要求2所述的GOA电路,包括四条时钟信号:第一、第二、第三、及第四条时钟信号;当所述第m条时钟信号为第三条时钟信号时,第m+2条时钟信号为第一条时钟信号;当所述第m条时钟信号为第四条时钟信号时,第M+2条时钟信号为第二条时钟信号。
- 如权利要求5所述的GOA电路,其中,所述第一、第二、第三、及第四条时钟信号的脉冲周期相同,前一条时钟信号的下降沿与后一条时钟信号的上升沿同时产生。
- 如权利要求2所述的GOA电路,其中,所述各个薄膜晶体管均为N型薄膜晶体管,所述第一恒压电位为恒压高电位,第二恒压电位为恒压低电位。
- 如权利要求2所述的GOA电路,其中,所述各个薄膜晶体管均为P型薄膜晶体管,所述第一恒压电位为恒压低电位,第二恒压电位为恒压高电位。
- 如权利要求2所述的GOA电路,其中,所述各个薄膜晶体管均为非晶硅薄膜晶体管、低温多晶硅薄膜晶体管、或氧化物半导体薄膜晶体管。
- 一种GOA电路,包括:级联的多个GOA单元,每个GOA单元均包括:正反向扫描控制模块、与所述正反向扫描控制模块电性连接输出模块、与所述输出模块电性连接的下拉模块、与所述正反向扫描控制模块、输出模块和下拉模块均电性连接的下拉控制模块;设n和m均为正整数,除第一级、与最后一级GOA单元外,在第n级GOA单元中:所述正反向扫描控制模块接入上一级第n-1级GOA单元的栅极扫描驱动信号、下一级第n+1级GOA单元的栅极扫描驱动信号、以及第一恒压电位,用于根据上一级第n-1级GOA单元的栅极扫描驱动信号或下一级第n+1级GOA单元的栅极扫描驱动信号向输出模块输出第一恒压电位,进而控制所述输出单元打开,实现GOA电路正向扫描或反向扫描;所述输出模块用于在第n级GOA单元作用期间输出第n级GOA单元的栅极扫描驱动信号;所述下拉模块用于在第n级GOA单元的非作用期间下拉所述第n级GOA单元的栅极扫描驱动信号的电位;所述下拉控制模块用于在第n级GOA单元的作用期间关闭下拉模块并维持输出模块打开,在第n级GOA单元的非作用期间打开下拉模块并关闭输出模块;其中,所述正反向扫描控制模块包括:第一薄膜晶体管,所述第一薄膜晶体管的栅极接入上一级第n-1级GOA单元的栅极扫描驱动信号,源极接入第一恒压电位,漏极电性连接于第一节点;以及第三薄膜晶体管,所述第三薄膜晶体管的栅极接入下一级第n+1级GOA单元的栅极扫描驱动信号,源极接入第一恒压电位,漏极电性连接于第一节点;所述输出单元包括:第二薄膜晶体管,所述第二薄膜晶体管的栅极电性连接于第二节点,源极接入第m条时钟信号,漏极接入第n级GOA单元的栅极扫描驱动信号;以及第一电容,所述第一电容的一端电性连接于第二节点另一端接入第n级GOA单元的栅极扫描驱动信号;所述下拉模块包括:第四薄膜晶体管,所述第四薄膜晶体管的栅极电性连接于第三节点,源极电性连接于第n级GOA单元的栅极扫描驱动信号,漏极接入第二恒压电位;以及第二电容,所述第二电容的一端电性连接于第三节点,另一端接入第二恒压电位;所述下拉控制模块包括:第六薄膜晶体管,所述第六薄膜晶体管的栅极电性连接于第三节点,源极电性连接于第一节点,漏极接入第二恒压电位;第七薄膜晶体管,所述第七薄膜晶体管的栅极电性连接于第一节点,源极电性连接于第三节点,漏极接入第二恒压电位;以及第八薄膜晶体管,所述第八薄膜晶体管的栅极接入第m+2条时钟信号,源极接入第一恒压电位,漏极电性连接于第三节点;所述GOA电路还包括稳压模块,所述稳压模块包括:第五薄膜晶体管, 所述第五薄膜晶体管的栅极接入第一恒压电位,源极电性连接于第一节点,漏极电性连接于第二节点;所述第一恒压电位与第二恒压电位的电位相反;其中,在第一级GOA单元中,所述第一薄膜晶体管的栅极接入电路起始信号;其中,在最后一级GOA单元中,所述第三薄膜晶体管的栅极接入电路起始信号;其中,所述各个薄膜晶体管均为非晶硅薄膜晶体管、低温多晶硅薄膜晶体管、或氧化物半导体薄膜晶体管。
- 如权利要求10所述的GOA电路,包括四条时钟信号:第一、第二、第三、及第四条时钟信号;当所述第m条时钟信号为第三条时钟信号时,第m+2条时钟信号为第一条时钟信号;当所述第m条时钟信号为第四条时钟信号时,第M+2条时钟信号为第二条时钟信号。
- 如权利要求11所述的GOA电路,其中,所述第一、第二、第三、及第四条时钟信号的脉冲周期相同,前一条时钟信号的下降沿与后一条时钟信号的上升沿同时产生。
- 如权利要求10所述的GOA电路,其中,所述各个薄膜晶体管均为N型薄膜晶体管,所述第一恒压电位为恒压高电位,第二恒压电位为恒压低电位。
- 如权利要求10所述的GOA电路,其中,所述各个薄膜晶体管均为P型薄膜晶体管,所述第一恒压电位为恒压低电位,第二恒压电位为恒压高电位。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/128,420 US10043473B2 (en) | 2016-08-08 | 2016-08-30 | GOA circuit |
JP2019507227A JP2019526824A (ja) | 2016-08-08 | 2016-08-30 | Goa回路 |
EP16912463.3A EP3499495B1 (en) | 2016-08-08 | 2016-08-30 | Goa circuit |
KR1020197006420A KR102178652B1 (ko) | 2016-08-08 | 2016-08-30 | Goa 회로 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2016106428939 | 2016-08-08 | ||
CN201610642893.9A CN106128379B (zh) | 2016-08-08 | 2016-08-08 | Goa电路 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2018028008A1 true WO2018028008A1 (zh) | 2018-02-15 |
Family
ID=57255724
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2016/097305 WO2018028008A1 (zh) | 2016-08-08 | 2016-08-30 | Goa电路 |
Country Status (6)
Country | Link |
---|---|
US (1) | US10043473B2 (zh) |
EP (1) | EP3499495B1 (zh) |
JP (1) | JP2019526824A (zh) |
KR (1) | KR102178652B1 (zh) |
CN (1) | CN106128379B (zh) |
WO (1) | WO2018028008A1 (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021254389A1 (zh) | 2020-06-17 | 2021-12-23 | 微境生物医药科技(上海)有限公司 | 作为Wee-1抑制剂的吡唑并[3,4-d]嘧啶-3-酮衍生物 |
WO2022228511A1 (zh) | 2021-04-30 | 2022-11-03 | 微境生物医药科技(上海)有限公司 | 作为Wee-1抑制剂的稠环化合物及其制备方法和用途 |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106782365B (zh) * | 2016-12-15 | 2019-05-03 | 武汉华星光电技术有限公司 | 一种栅极驱动电路及驱动方法、显示装置 |
CN106531107B (zh) * | 2016-12-27 | 2019-02-19 | 武汉华星光电技术有限公司 | Goa电路 |
CN106486075B (zh) * | 2016-12-27 | 2019-01-22 | 武汉华星光电技术有限公司 | Goa电路 |
CN107068074B (zh) * | 2016-12-27 | 2019-04-30 | 武汉华星光电技术有限公司 | Goa电路 |
CN106847204B (zh) * | 2016-12-27 | 2020-03-10 | 武汉华星光电技术有限公司 | 栅极驱动电路及显示装置 |
CN106710547B (zh) | 2016-12-27 | 2019-03-12 | 武汉华星光电技术有限公司 | Goa电路 |
CN106782374A (zh) * | 2016-12-27 | 2017-05-31 | 武汉华星光电技术有限公司 | Goa电路 |
CN106710507B (zh) * | 2017-02-17 | 2020-03-06 | 合肥京东方光电科技有限公司 | 栅极驱动电路、栅极驱动方法和显示装置 |
CN107039016B (zh) * | 2017-06-07 | 2019-08-13 | 深圳市华星光电技术有限公司 | Goa驱动电路及液晶显示器 |
CN107591136B (zh) * | 2017-08-25 | 2019-03-19 | 南京中电熊猫平板显示科技有限公司 | 一种栅极扫描驱动电路及液晶显示装置 |
TWI628638B (zh) * | 2017-10-27 | 2018-07-01 | 友達光電股份有限公司 | 掃描驅動器及應用其之顯示裝置 |
CN109326261B (zh) * | 2018-11-30 | 2020-10-27 | 武汉华星光电技术有限公司 | Goa电路和显示面板 |
CN110111751B (zh) * | 2019-04-08 | 2021-07-23 | 苏州华星光电技术有限公司 | 一种goa电路及goa驱动显示装置 |
CN111179871B (zh) * | 2020-02-12 | 2021-01-15 | 武汉华星光电技术有限公司 | 一种goa电路及其显示面板 |
CN111681589B (zh) * | 2020-06-17 | 2022-10-04 | 武汉华星光电技术有限公司 | Goa电路及显示面板 |
CN114360431B (zh) | 2022-01-28 | 2023-08-22 | 深圳市华星光电半导体显示技术有限公司 | Goa电路及显示面板 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110150169A1 (en) * | 2009-12-22 | 2011-06-23 | Au Optronics Corp. | Shift register |
CN102867543A (zh) * | 2012-09-29 | 2013-01-09 | 合肥京东方光电科技有限公司 | 移位寄存器、栅极驱动器及显示装置 |
CN103700355A (zh) * | 2013-12-20 | 2014-04-02 | 京东方科技集团股份有限公司 | 一种移位寄存器单元、栅极驱动电路及显示器件 |
CN103985369A (zh) * | 2014-05-26 | 2014-08-13 | 深圳市华星光电技术有限公司 | 阵列基板行驱动电路及液晶显示装置 |
CN104485079A (zh) * | 2014-12-31 | 2015-04-01 | 深圳市华星光电技术有限公司 | 用于液晶显示装置的goa电路 |
CN104766584A (zh) * | 2015-04-27 | 2015-07-08 | 深圳市华星光电技术有限公司 | 具有正反向扫描功能的goa电路 |
CN205080895U (zh) * | 2015-11-09 | 2016-03-09 | 武汉华星光电技术有限公司 | Goa驱动电路、tft显示面板及显示装置 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101341005B1 (ko) * | 2008-12-19 | 2013-12-13 | 엘지디스플레이 주식회사 | 쉬프트 레지스터 |
KR101382108B1 (ko) * | 2012-06-15 | 2014-04-08 | 엘지디스플레이 주식회사 | 액정표시장치 및 그 구동방법 |
CN103714792B (zh) * | 2013-12-20 | 2015-11-11 | 京东方科技集团股份有限公司 | 一种移位寄存器单元、栅极驱动电路及显示装置 |
KR102167138B1 (ko) * | 2014-09-05 | 2020-10-16 | 엘지디스플레이 주식회사 | 쉬프트 레지스터 및 그를 이용한 표시 장치 |
CN104318909B (zh) * | 2014-11-12 | 2017-02-22 | 京东方科技集团股份有限公司 | 移位寄存器单元、栅极驱动电路及其驱动方法、显示面板 |
CN104537992B (zh) * | 2014-12-30 | 2017-01-18 | 深圳市华星光电技术有限公司 | 用于液晶显示装置的goa电路 |
CN105118419B (zh) * | 2015-09-28 | 2017-11-10 | 深圳市华星光电技术有限公司 | 一种显示装置、tft基板及goa驱动电路 |
CN105261340A (zh) * | 2015-11-09 | 2016-01-20 | 武汉华星光电技术有限公司 | Goa驱动电路、tft显示面板及显示装置 |
CN105469754B (zh) * | 2015-12-04 | 2017-12-01 | 武汉华星光电技术有限公司 | 降低馈通电压的goa电路 |
CN105702294B (zh) * | 2016-01-13 | 2019-09-17 | 京东方科技集团股份有限公司 | 移位寄存单元及驱动方法、栅极驱动电路和触控显示装置 |
CN105609040A (zh) * | 2016-03-22 | 2016-05-25 | 京东方科技集团股份有限公司 | 移位寄存单元、移位寄存器及方法、驱动电路、显示装置 |
CN105788553B (zh) * | 2016-05-18 | 2017-11-17 | 武汉华星光电技术有限公司 | 基于ltps半导体薄膜晶体管的goa电路 |
CN105810165B (zh) * | 2016-05-20 | 2018-09-28 | 武汉华星光电技术有限公司 | 一种cmos goa电路结构及液晶显示面板 |
-
2016
- 2016-08-08 CN CN201610642893.9A patent/CN106128379B/zh active Active
- 2016-08-30 US US15/128,420 patent/US10043473B2/en active Active
- 2016-08-30 JP JP2019507227A patent/JP2019526824A/ja active Pending
- 2016-08-30 WO PCT/CN2016/097305 patent/WO2018028008A1/zh active Application Filing
- 2016-08-30 EP EP16912463.3A patent/EP3499495B1/en active Active
- 2016-08-30 KR KR1020197006420A patent/KR102178652B1/ko active IP Right Grant
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110150169A1 (en) * | 2009-12-22 | 2011-06-23 | Au Optronics Corp. | Shift register |
CN102867543A (zh) * | 2012-09-29 | 2013-01-09 | 合肥京东方光电科技有限公司 | 移位寄存器、栅极驱动器及显示装置 |
CN103700355A (zh) * | 2013-12-20 | 2014-04-02 | 京东方科技集团股份有限公司 | 一种移位寄存器单元、栅极驱动电路及显示器件 |
CN103985369A (zh) * | 2014-05-26 | 2014-08-13 | 深圳市华星光电技术有限公司 | 阵列基板行驱动电路及液晶显示装置 |
CN104485079A (zh) * | 2014-12-31 | 2015-04-01 | 深圳市华星光电技术有限公司 | 用于液晶显示装置的goa电路 |
CN104766584A (zh) * | 2015-04-27 | 2015-07-08 | 深圳市华星光电技术有限公司 | 具有正反向扫描功能的goa电路 |
CN205080895U (zh) * | 2015-11-09 | 2016-03-09 | 武汉华星光电技术有限公司 | Goa驱动电路、tft显示面板及显示装置 |
Non-Patent Citations (1)
Title |
---|
See also references of EP3499495A4 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021254389A1 (zh) | 2020-06-17 | 2021-12-23 | 微境生物医药科技(上海)有限公司 | 作为Wee-1抑制剂的吡唑并[3,4-d]嘧啶-3-酮衍生物 |
WO2022228511A1 (zh) | 2021-04-30 | 2022-11-03 | 微境生物医药科技(上海)有限公司 | 作为Wee-1抑制剂的稠环化合物及其制备方法和用途 |
Also Published As
Publication number | Publication date |
---|---|
KR102178652B1 (ko) | 2020-11-16 |
CN106128379B (zh) | 2019-01-15 |
KR20190035855A (ko) | 2019-04-03 |
US10043473B2 (en) | 2018-08-07 |
EP3499495A4 (en) | 2020-03-11 |
JP2019526824A (ja) | 2019-09-19 |
EP3499495B1 (en) | 2024-01-10 |
US20180182334A1 (en) | 2018-06-28 |
EP3499495A1 (en) | 2019-06-19 |
CN106128379A (zh) | 2016-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2018028008A1 (zh) | Goa电路 | |
KR102121248B1 (ko) | Goa 회로 | |
WO2017096658A1 (zh) | 基于ltps半导体薄膜晶体管的goa电路 | |
WO2017107286A1 (zh) | 基于ltps半导体薄膜晶体管的goa电路 | |
EP3254277B1 (en) | Shift register unit, related gate driver and display apparatus, and method for driving the same | |
WO2017107285A1 (zh) | 用于窄边框液晶显示面板的goa电路 | |
US10204582B2 (en) | Shift register and driving method thereof, gate electrode driving circuit, and display device | |
WO2017092116A1 (zh) | 降低馈通电压的goa电路 | |
TWI491175B (zh) | 移位暫存器 | |
WO2017101200A1 (zh) | 基于ltps半导体薄膜晶体管的goa电路 | |
WO2017096704A1 (zh) | 基于ltps半导体薄膜晶体管的goa电路 | |
WO2017117846A1 (zh) | Goa电路 | |
WO2019095435A1 (zh) | 一种goa电路 | |
WO2018059075A1 (zh) | 移位寄存器单元、驱动方法、栅极驱动电路及显示装置 | |
US20150325190A1 (en) | Shift register unit, gate driving circuit and display device | |
JP6231692B2 (ja) | ゲート駆動回路及び駆動方法 | |
WO2018120330A1 (zh) | 栅极驱动电路以及液晶显示装置 | |
US20210183326A1 (en) | Shift register element, method for driving the same, gate driver circuit, and display device | |
CN104900210B (zh) | 移位寄存器及其驱动方法、栅极驱动电路和显示装置 | |
WO2013075536A1 (zh) | 移位寄存器、栅极驱动器及显示装置 | |
WO2018120380A1 (zh) | Cmos goa电路 | |
WO2020151128A1 (zh) | Goa电路及显示装置 | |
JP6799069B2 (ja) | Ltps半導体薄膜トランジスタによるgoa回路 | |
JP2013214088A (ja) | 走査信号線駆動回路およびそれを備えた表示装置 | |
WO2017107294A1 (zh) | Goa电路及液晶显示装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 15128420 Country of ref document: US |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16912463 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2019507227 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 20197006420 Country of ref document: KR Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 2016912463 Country of ref document: EP Effective date: 20190311 |