WO2017201787A1 - 扫描驱动电路及具有该电路的平面显示装置 - Google Patents

扫描驱动电路及具有该电路的平面显示装置 Download PDF

Info

Publication number
WO2017201787A1
WO2017201787A1 PCT/CN2016/086811 CN2016086811W WO2017201787A1 WO 2017201787 A1 WO2017201787 A1 WO 2017201787A1 CN 2016086811 W CN2016086811 W CN 2016086811W WO 2017201787 A1 WO2017201787 A1 WO 2017201787A1
Authority
WO
WIPO (PCT)
Prior art keywords
inverter
signal
circuit
controllable switch
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2016/086811
Other languages
English (en)
French (fr)
Inventor
赵莽
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Technology Co Ltd
Original Assignee
Wuhan China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan China Star Optoelectronics Technology Co Ltd filed Critical Wuhan China Star Optoelectronics Technology Co Ltd
Priority to US15/112,257 priority Critical patent/US10115347B2/en
Publication of WO2017201787A1 publication Critical patent/WO2017201787A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G11C19/287—Organisation of a multiplicity of shift registers
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0283—Arrangement of drivers for different directions of scanning
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0286—Details of a shift registers arranged for use in a driving circuit

Definitions

  • the present invention relates to the field of display technologies, and in particular, to a scan driving circuit and a flat display device having the same.
  • a scan driving circuit is used, that is, a scan driving circuit is fabricated on an array substrate by using a conventional thin film transistor planar display array process to realize a driving method for progressive scanning.
  • each scan driving circuit drives only one scan line, and generally a plurality of scan lines are arranged in the flat display device, which requires designing a plurality of scan drive circuits, which inevitably makes the circuit design complicated and takes up space, Conducive to the narrow frame design of the flat display device.
  • the technical problem to be solved by the present invention is to provide a scan driving circuit and a flat display device having the same, which simplifies the circuit of the flat display device, saves space, and further facilitates the narrow frame design of the flat display device.
  • the present invention adopts a technical solution to provide a scan driving circuit, wherein the scan driving circuit includes a plurality of cascaded scan driving units, and each of the scan driving units includes:
  • a positive anti-sweeping circuit configured to receive the upper-level transmission signal and the first lower-level transmission signal and perform processing to control the scan driving circuit to perform forward scanning and reverse scanning;
  • An input circuit connected to the forward and reverse scan circuit, for receiving the upper stage transmission signal and the first lower stage transmission signal from the forward and reverse scanning circuit, and transmitting the signal according to the upper stage and the first The lower level transmission signal charges the pull-up control signal point and the pull-down control signal point;
  • a latch circuit connected to the input circuit, configured to receive, from the input circuit, the upper stage transmission signal and the first lower stage transmission signal, and transmit the signal to the upper stage and the first lower stage Pass the signal for latching;
  • a signal multiplexing circuit connected to the latch circuit for processing the level-level signal, the second lower-stage signal, and the latch data received from the latch circuit to generate a scan driving signal output to the scan line To drive the pixel unit;
  • the positive and negative scanning circuit includes first to fourth controllable switches, and the control end of the first controllable switch receives the upper level transmitting signal and the control end of the fourth controllable switch, the first The first end of the controllable switch is connected to the open voltage end and the first end of the second controllable switch, the second end of the first controllable switch is connected to the second end of the second controllable switch, a first end of the third controllable switch and the input circuit, the control end of the second controllable switch receives the first lower stage transmission signal and the control end of the third controllable switch, a second end of the third controllable switch is connected to the first end of the fourth controllable switch, and a second end of the fourth controllable switch is connected to the closed voltage end;
  • the first and second controllable switches are P-type MOS thin film transistors, and the control ends, the first ends and the second ends of the first and second controllable switches respectively correspond to gates of the P-type MOS thin film transistors
  • the third and fourth controllable switches are N-type MOS thin film transistors, and the control ends, the first ends and the second ends of the third and fourth controllable switches respectively correspond to the N a gate, a drain and a source of a MOS thin film transistor;
  • the input circuit includes a first inverter and a first clocked inverter, an input of the first inverter receives a clock signal, and an output of the first inverter is coupled to the first clock Controlling a first control end of the inverter, the second control end of the first clocked inverter receiving the clock signal, the first clock control inverter input being connected to the first controllable switch The second end of the first clocked inverter is connected to the latch circuit and the reset circuit.
  • the scan driving circuit includes a plurality of cascaded scan driving units, and each of the scan driving units includes:
  • a positive anti-sweeping circuit configured to receive the upper-level transmission signal and the first lower-level transmission signal and perform processing to control the scan driving circuit to perform forward scanning and reverse scanning;
  • An input circuit connected to the forward and reverse scan circuit, for receiving the upper stage transmission signal and the first lower stage transmission signal from the forward and reverse scanning circuit, and transmitting the signal according to the upper stage and the first The lower level transmission signal charges the pull-up control signal point and the pull-down control signal point;
  • a latch circuit connected to the input circuit, configured to receive, from the input circuit, the upper stage transmission signal and the first lower stage transmission signal, and transmit the signal to the upper stage and the first lower stage Pass the signal for latching;
  • a signal multiplexing circuit connected to the latch circuit for processing the level-level signal, the second lower-stage signal, and the latch data received from the latch circuit to generate a scan driving signal output to the scan line To drive the pixel unit.
  • the forward/back sweep circuit includes first to fourth controllable switches, and the control end of the first controllable switch receives the upper level transmission signal and the control end of the fourth controllable switch,
  • the first end of the first controllable switch is connected to the open voltage end and the first end of the second controllable switch, and the second end of the first controllable switch is connected to the second end of the second controllable switch,
  • the first end of the third controllable switch and the input circuit, the control end of the second controllable switch receives the first lower stage transmission signal and connects the control end of the third controllable switch,
  • the second end of the third controllable switch is connected to the first end of the fourth controllable switch, and the second end of the fourth controllable switch is connected to the closed voltage end.
  • the first and second controllable switches are P-type MOS thin film transistors, and the control ends, the first ends and the second ends of the first and second controllable switches respectively correspond to the P-type MOS thin film transistors a gate, a drain and a source;
  • the third and fourth controllable switches are N-type MOS thin film transistors, and the control ends, the first ends and the second ends of the third and fourth controllable switches respectively correspond to The gate, drain and source of the N-type MOS thin film transistor.
  • the input circuit includes a first inverter and a first clocked inverter, and an input end of the first inverter receives a clock signal, and an output end of the first inverter is connected to the first a first control terminal of the clocked inverter, the second control terminal of the first clocked inverter receives the clock signal, and the input of the first clocked inverter is coupled to the first The second end of the control switch, the output of the first clocked inverter is connected to the latch circuit and the reset circuit.
  • the latch circuit includes a second inverter, a third inverter, and a second clocked inverter, and an input of the second clocked inverter is coupled to the first clocked inverter And the input end of the third inverter, the first control end of the second clocked inverter receives the clock signal, and the input end of the second inverter receives the clock signal
  • the output of the second inverter is connected to the second control end of the second clocked inverter, and the output of the second clocked inverter is connected to the output of the third inverter
  • the reset circuit and the signal multiplexing circuit is used to the reset circuit and the signal multiplexing circuit.
  • the reset circuit includes a fifth controllable switch, the control end of the fifth controllable switch receives a reset signal, and the first end of the fifth controllable switch is connected to the second clocked inverter The input end and the input end of the third inverter, the second end of the fifth controllable switch is connected to the open voltage terminal.
  • the fifth controllable switch is a P-type MOS thin film transistor, and the control end, the first end and the second end of the fifth controllable switch respectively correspond to a gate and a drain of the P-type MOS thin film transistor and Source.
  • the signal multiplexing circuit includes fourth to ninth inverters, first and second NAND gates, and the first input terminal of the first NAND gate receives a first driving signal, the first a second input end of the NAND gate is connected to the first input end of the second NAND gate and an output end of the second clock control inverter, and the second input end of the second NAND gate receives a first input a driving signal, an output end of the first NAND gate is connected to an input end of the fourth inverter, and an output end of the fourth inverter is connected to an input end of the fifth inverter, An input end of the sixth inverter is connected to the output end of the fifth inverter and receives the signal of the current stage, and an output end of the sixth inverter is connected to the scan line of the current stage, and the second An output end of the NOT gate is connected to an input end of the seventh inverter, an output end of the seventh inverter is connected to an input end of the eighth inverter, and an input end of the ninth inverter is connected
  • a flat display device including a scan driving circuit, the scan driving circuit including a plurality of cascaded scan driving units, each The scan driving unit includes:
  • a positive anti-sweeping circuit configured to receive the upper-level transmission signal and the first lower-level transmission signal and perform processing to control the scan driving circuit to perform forward scanning and reverse scanning;
  • An input circuit connected to the forward and reverse scan circuit, for receiving the upper stage transmission signal and the first lower stage transmission signal from the forward and reverse scanning circuit, and transmitting the signal according to the upper stage and the first The lower level transmission signal charges the pull-up control signal point and the pull-down control signal point;
  • a latch circuit connected to the input circuit, configured to receive, from the input circuit, the upper stage transmission signal and the first lower stage transmission signal, and transmit the signal to the upper stage and the first lower stage Pass the signal for latching;
  • a signal multiplexing circuit connected to the latch circuit for processing the level-level signal, the second lower-stage signal, and the latch data received from the latch circuit to generate a scan driving signal output to the scan line To drive the pixel unit.
  • the forward/back sweep circuit includes first to fourth controllable switches, and the control end of the first controllable switch receives the upper level transmission signal and the control end of the fourth controllable switch,
  • the first end of the first controllable switch is connected to the open voltage end and the first end of the second controllable switch, and the second end of the first controllable switch is connected to the second end of the second controllable switch,
  • the first end of the third controllable switch and the input circuit, the control end of the second controllable switch receives the first lower stage transmission signal and connects the control end of the third controllable switch,
  • the second end of the third controllable switch is connected to the first end of the fourth controllable switch, and the second end of the fourth controllable switch is connected to the closed voltage end.
  • the first and second controllable switches are P-type MOS thin film transistors, and the control ends, the first ends and the second ends of the first and second controllable switches respectively correspond to the P-type MOS thin film transistors a gate, a drain and a source;
  • the third and fourth controllable switches are N-type MOS thin film transistors, and the control ends, the first ends and the second ends of the third and fourth controllable switches respectively correspond to The gate, drain and source of the N-type MOS thin film transistor.
  • the input circuit includes a first inverter and a first clocked inverter, and an input end of the first inverter receives a clock signal, and an output end of the first inverter is connected to the first a first control terminal of the clocked inverter, the second control terminal of the first clocked inverter receives the clock signal, and the input of the first clocked inverter is coupled to the first The second end of the control switch, the output of the first clocked inverter is connected to the latch circuit and the reset circuit.
  • the latch circuit includes a second inverter, a third inverter, and a second clocked inverter, and an input of the second clocked inverter is coupled to the first clocked inverter And the input end of the third inverter, the first control end of the second clocked inverter receives the clock signal, and the input end of the second inverter receives the clock signal
  • the output of the second inverter is connected to the second control end of the second clocked inverter, and the output of the second clocked inverter is connected to the output of the third inverter
  • the reset circuit and the signal multiplexing circuit is used to the reset circuit and the signal multiplexing circuit.
  • the reset circuit includes a fifth controllable switch, the control end of the fifth controllable switch receives a reset signal, and the first end of the fifth controllable switch is connected to the second clocked inverter The input end and the input end of the third inverter, the second end of the fifth controllable switch is connected to the open voltage terminal.
  • the fifth controllable switch is a P-type MOS thin film transistor, and the control end, the first end and the second end of the fifth controllable switch respectively correspond to a gate and a drain of the P-type MOS thin film transistor and Source.
  • the signal multiplexing circuit includes fourth to ninth inverters, first and second NAND gates, and the first input terminal of the first NAND gate receives a first driving signal, the first a second input end of the NAND gate is connected to the first input end of the second NAND gate and an output end of the second clock control inverter, and the second input end of the second NAND gate receives a first input a driving signal, an output end of the first NAND gate is connected to an input end of the fourth inverter, and an output end of the fourth inverter is connected to an input end of the fifth inverter, An input end of the sixth inverter is connected to the output end of the fifth inverter and receives the signal of the current stage, and an output end of the sixth inverter is connected to the scan line of the current stage, and the second An output end of the NOT gate is connected to an input end of the seventh inverter, an output end of the seventh inverter is connected to an input end of the eighth inverter, and an input end of the ninth inverter is connected
  • the flat display device is an LCD or an OLED.
  • the scan driving circuit of the present invention controls the scan driving circuit by processing the upper level transmitting signal and the first lower level transmitting signal by the forward and reverse scanning circuit. Performing a forward scan and a reverse scan, and charging the pull-up control signal point and the pull-down control signal point through the input circuit, and transmitting the signal to the upper stage and the first lower stage through the latch circuit The signal is latched, and finally the signal multiplexing circuit generates a scan driving signal output to the plurality of scan lines to drive the pixel unit, thereby simplifying the circuit of the flat display device, saving space, and thereby facilitating the narrow border of the flat display device. design.
  • FIG. 1 is a schematic structural view of a scan driving circuit in the prior art
  • FIG. 3 is a schematic structural view of a scan driving circuit of the present invention.
  • Figure 4 is a schematic structural view of the inverter of Figure 3;
  • Figure 5 is a schematic structural view of the clocked inverter of Figure 3.
  • Figure 6 is a schematic structural view of the NAND gate of Figure 3.
  • Figure 7 is a drive frame diagram of the scan driving circuit of the present invention.
  • Figure 10 is a schematic illustration of a flat display device of the present invention.
  • FIG. 1 in the prior art, a plurality of scan lines are disposed in a flat display device, and corresponding scan lines are required to be disposed corresponding to the scan lines, and each of the existing scan drive circuits drives only one scan line.
  • a scan driving circuit includes a forward/back sweep circuit 10, an input circuit 20, a latch circuit 30, a reset circuit 40, a signal processing circuit 50, and a drive circuit 60, which complicates the circuit design in the flat display device.
  • FIG. 2 is a waveform diagram of a prior art scan driving circuit.
  • the forward/back sweep circuit 10 when the forward scan control voltage U2D is at a high level and the reverse scan voltage D2U is at a low level, when the lower pull-down control signal point Q(n+1) is at a high level, the forward/back sweep circuit 10 outputs a high power.
  • the forward/back sweep circuit 10 when the lower pull-down control signal point Q(n+1) is low level, the forward/back sweep circuit 10 outputs a low level signal, the scan drive circuit is in a forward scan state; when the forward scan control voltage U2D When the low level and reverse scan voltage D2U is at a high level, when the upper pull-up control signal point Q(n-1) is at a high level, the forward/back sweep circuit 10 outputs a high level signal, and the upper pull-up control signal When the point Q(n-1) is low, the forward/back sweep circuit 10 outputs a low level signal, and the scan driving circuit is in a reverse scan state.
  • the forward/back sweep circuit 10 When the forward/back sweep circuit 10 outputs a high level signal, and the first clock signal CK1 outputs a high level signal, the input circuit 20 outputs a low level signal, and the low level signal passes through the latch circuit 30. After the inverter is in charge, the pull-up control signal point Q(N) is charged to a high level, and the potential of the pull-up control signal point Q(N) of the current stage is latched by the latch circuit 30. When the two clock signals CK3 output a high level signal, the signal processing circuit 50 passes a high level signal of the first stage pull-up control signal point Q(N) and a high level signal of the second clock signal CK3.
  • a low level signal is outputted, and the low level signal is outputted to the pixel of the current level by the scan driving signal of the high level through the inverter of the driving circuit 60 to be supplied to the pixel unit;
  • the positive and negative sweep circuit 10 outputs a low level signal.
  • the input circuit 20 outputs a high level signal, and the high level signal passes through the latch circuit 30.
  • the signal processing circuit 50 passes the low level signal and the second clock signal to the local pull-up control signal point Q(N)
  • the high level signal of CK3 outputs a high level signal after performing NAND operation, and the high level signal outputs a low level scan driving signal to the current scanning line Gate(n) after being driven by the inverter of the driving circuit 60.
  • the working principle of the remaining scan driving circuits is the same as the above, and details are not described herein again.
  • FIG. 3 is a schematic structural diagram of a scan driving circuit of the present invention.
  • the scan driving circuit of the present invention includes a plurality of cascaded scan driving units 1.
  • Each scan driving unit 1 includes a forward/back sweep circuit 100 for receiving a superior level signal and a first level transmission. After the signal is processed, the scan driving circuit is controlled to perform forward scanning and reverse scanning; the input circuit 200 is connected to the forward and reverse scanning circuit 100 for receiving the upper level transmission signal from the forward/back sweep circuit 100.
  • the latch circuit 300 is connected to the The input circuit 200 is configured to receive the upper stage transmission signal and the first lower stage transmission signal from the input circuit 200, and latch the upper stage transmission signal and the first lower stage transmission signal
  • the reset circuit 400 is connected to the input circuit 200 and the latch circuit 300 for resetting the potential of the pull-up control signal point
  • the signal multiplexing circuit 500 is connected to the latch circuit 300, Used to signal the level, Two lower-level transfer signal and latch data received from the latch circuit 300 for processing to generate a scan signal to the scan line driver to drive the pixel unit.
  • the forward and reverse sweep circuit 100 includes first to fourth controllable switches T1-T4, and the control end of the first controllable switch T1 receives the control signal of the upper stage and the control of connecting the fourth controllable switch T4.
  • the first end of the first controllable switch T1 is connected to the first end of the open voltage terminal VGH and the second controllable switch T2, and the second end of the first controllable switch T1 is connected to the second end
  • the second end of the controllable switch T2 the first end of the third controllable switch T3, and the input circuit 200
  • the control end of the second controllable switch T2 receives the first lower level signal and Connected to the control end of the third controllable switch T3, the second end of the third controllable switch T3 is connected to the first end of the fourth controllable switch T4, and the second end of the fourth controllable switch T4
  • the terminal connection closes the voltage terminal VGL.
  • the first and second controllable switches T1 and T2 are P-type MOS thin film transistors, and the control ends, the first ends and the second ends of the first and second controllable switches T1 and T2 respectively correspond to the P-type a gate, a drain and a source of the MOS thin film transistor;
  • the third and fourth controllable switches T3 and T4 are N-type MOS thin film transistors, and control terminals of the third and fourth controllable switches T3 and T4, The first end and the second end respectively correspond to a gate, a drain and a source of the N-type MOS thin film transistor.
  • the first to fourth controllable switches may also be other types of switches as long as the objectives of the present invention can be achieved, such as the first and second controllable switches T1, T2 being N.
  • the MOS thin film transistor, the control end, the first end and the second end of the first and second controllable switches T1, T2 respectively correspond to a gate, a drain and a source of the N-type MOS thin film transistor;
  • the third and fourth controllable switches T3 and T4 are P-type MOS thin film transistors, and the control terminals, the first ends and the second ends of the third and fourth controllable switches T3 and T4 respectively correspond to the P-type MOS thin film The gate, drain and source of the transistor.
  • the input circuit 200 includes a first inverter U1 and a first clocked inverter Y1.
  • the input end of the first inverter U1 receives a clock signal, and the output of the first inverter U1 is connected.
  • the first clock controls the first control end of the inverter Y1
  • the second control end of the first clocked inverter Y1 receives the clock signal
  • the first clock controls the input end of the inverter Y1 Connected to the second end of the first controllable switch T1
  • the output of the first clocked inverter Y1 is connected to the latch circuit 300 and the reset circuit 400.
  • the latch circuit 300 includes a second inverter U2, a third inverter U3, and a second clocked inverter Y2.
  • the input of the second clocked inverter Y2 is connected to the first clock control.
  • An output end of the inverter Y1 and an input end of the third inverter U3, the first control end of the second clocked inverter Y2 receives the clock signal, and the second inverter U2
  • the input terminal receives the clock signal
  • the output end of the second inverter U2 is connected to the second control end of the second clocked inverter Y2, and the output of the second clocked inverter Y2 is connected.
  • An output of the third inverter U3, the reset circuit 400, and the signal multiplexing circuit 500 is an output of the third inverter U3, the reset circuit 400, and the signal multiplexing circuit 500.
  • the reset circuit 500 includes a fifth controllable switch T5, the control end of the fifth controllable switch T5 receives a reset signal, and the first end of the fifth controllable switch T5 is connected to the second clock control
  • the input end of the Y2 and the input end of the third inverter U3, the second end of the fifth controllable switch T5 is connected to the open voltage terminal VGH.
  • the fifth controllable switch T5 is a P-type MOS thin film transistor, and the control end, the first end and the second end of the fifth controllable switch T5 respectively correspond to the gate and the drain of the P-type MOS thin film transistor and Source.
  • the fifth controllable switch can also be other types of switches, as long as the purpose of the present invention can be achieved, such as the fifth controllable switch T5 is an N-type MOS thin film transistor, the The control terminal, the first terminal and the second terminal of the five controllable switch T5 respectively correspond to the gate, the drain and the source of the N-type MOS thin film transistor.
  • the signal multiplexing circuit 500 includes fourth to ninth inverters U4-U9, first and second NAND gates A1, A2, and the first input terminal of the first NAND gate A1 receives a first driver a second input end of the first NAND gate A1 is connected to a first input end of the second NAND gate A2 and an output end of the second clock control inverter Y2, the second NAND
  • the second input end of the gate A2 receives a second driving signal
  • the output end of the first NAND gate A1 is connected to the input end of the fourth inverter U4, and the output end of the fourth inverter U4 is connected.
  • An input end of the fifth inverter U5, an input end of the sixth inverter U6 is connected to an output end of the fifth inverter U5, and receives a signal transmitted by the local stage, the sixth reverse An output end of the phase detector U6 is connected to the scan line of the current stage, an output end of the second NAND gate A2 is connected to an input end of the seventh inverter U7, and an output end of the seventh inverter U7 is connected to the An input end of the eighth inverter U8, an input end of the ninth inverter U9 is connected to an output end of the eighth inverter U8, and a second lower stage transmission signal is received, the ninth U9 the output terminal of the inverter stage is connected to the scan lines look.
  • FIG. 4 to FIG. 6 are structural diagrams of the inverter, the clock control inverter and the NAND gate in FIG. 3 , respectively, the inverter, the clock control inverter and the NAND gate.
  • the structure of the door is of the prior art, and therefore will not be described in detail herein.
  • the clock signal is a clock signal CK1
  • the upper-level transmission signal is a superior-level transmission signal ST(n-2)
  • the first lower-level transmission signal is a first lower-level transmission signal.
  • ST(n+4) the current level transmission signal is a level-level transmission signal ST(n), and the second lower-level level transmission signal is a second lower level level transmission signal ST(n+2)
  • the reset The signal is a reset signal Reset
  • the pull-up control signal point is a pull-up control signal point Q(N)
  • the pull-down control signal point is a pull-down control signal point P(N)
  • the first driving signal is a first driving
  • the second driving signal is the second driving signal CT3
  • the current scanning line is the first-level scanning line Gate(n)
  • the lower-level scanning line is the lower-level scanning line Gate(n+2).
  • FIG. 8 and FIG. 9 are waveform diagrams of the scan driving circuit of the present invention.
  • the working principle of the scan driving circuit can be obtained as follows: A scanning driving unit 1 will be described below as an example. Controlling, by the upper stage transmission signal ST(n-2), the scan driving circuit in the forward/backward scanning circuit 100 to perform a forward scanning state, and transmitting a signal ST(n+4) through the first lower stage The scan drive circuit is controlled to perform a reverse scan state.
  • the forward and reverse scanning circuit 100 outputs a low level signal;
  • the upper stage transmission signal ST(n-2) and the first lower stage level transmission signal ST(n+4) both output a low level signal
  • the upper stage transmission signal ST(n-2) outputs a high output.
  • the first lower stage signal ST(n+4) outputs a low level signal
  • the upper stage signal ST(n-2) outputs a low level signal and the first lower stage
  • the forward/back sweep circuit 100 outputs a high level signal.
  • the forward/back sweep circuit 100 When the forward/back sweep circuit 100 outputs a high level signal, and the clock signal CK1 outputs a first high level signal, the input circuit 200 outputs a low level signal, and the low level signal passes through the first
  • the third inverter U3 is output to the pull-up control signal point Q(N) high level signal, and at this time, the pull-up control signal point Q(N) is charged, when the first and second driving signals are
  • both the CT2 and the CT3 output a high level signal
  • the current stage transmission signal ST(n) and the second lower stage level transmission signal ST(n+2) both output a low level signal
  • the current level scan line Gate (n) and the lower-level scan line Gate (n+2) each receive a high-level scan driving signal and supply it to the pixel unit.
  • the forward/back sweep circuit 100 When the forward/back sweep circuit 100 outputs a high level signal, and the clock signal CK1 outputs a second high level signal, the input circuit 200 outputs a low level signal, and the low level signal passes through the first
  • the third inverter U3 is output to the pull-up control signal point Q(N) high level signal, and the pull-up control signal point Q(N) maintains a high level state when the first and second driving
  • the signals CT2 and CT3 both output a high level signal
  • the current stage signal ST(n) and the second lower stage signal ST(n+2) both output a low level signal, and the current level scan
  • the line Gate(n) and the lower-level scan line Gate(n+2) each receive a high-level scan driving signal and supply it to the pixel unit.
  • the input circuit 200 outputs a high level signal, and the high level signal passes the third inversion.
  • the pull-up control signal point Q(N) is discharged, when the first and second driving signals CT2, CT3 are both
  • the current stage signal ST(n) and the second lower stage signal ST(n+2) both output a high level signal, and the current scanning line Gate(n) And the lower-level scan lines Gate(n+2) receive the scan driving signals of the low level and provide them to the corresponding pixel units.
  • the scan driving unit 1 ends the operation.
  • the working principle of the remaining scan driving units is the same as the above, and will not be described here.
  • FIG. 10 is a schematic diagram of a flat display device according to the present invention.
  • the flat display device includes the aforementioned scan driving circuit, and the scan driving circuit is disposed at both ends of the flat display device.
  • the flat display device is an LCD or an OLED.
  • the scan driving circuit of the present invention controls the scan driving circuit to perform forward scanning and reverse scanning by processing the upper stage transmitting signal and the first lower stage transmitting signal by the forward and reverse scanning circuit, and passing the input circuit Charging a pull-up control signal point and a pull-down control signal point, and latching, by the latch circuit, the upper stage signal and the first lower stage signal, and finally generating by the signal multiplexing circuit
  • the scan driving signal is output to a plurality of scan lines to drive the pixel unit, thereby simplifying the circuit of the flat display device, saving space, and thereby facilitating the narrow frame design of the flat display device.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

一种扫描驱动电路及平面显示装置，该扫描驱动电路包括级联的多个扫描驱动单元（1），每一扫描驱动单元（1）包括正反扫电路（100），接收上级级传信号及第一下级级传信号并进行处理后控制正反扫描及反向扫描；输入电路（200）根据上级级传信号及第一下级级传信号对上拉控制信号点及下拉控制信号点进行充电；锁存电路（300）对上级级传信号及第一下级级传信号进行锁存；复位电路（400）对上拉控制信号点的电位进行清零复位；信号复用电路（500）对本级级传信号、第二下级级传信号及锁存数据进行处理，产生扫描驱动信号输出给扫描线来驱动像素单元，以此实现简化平面显示装置的电路，节省空间，进而利于平面显示装置的窄边框设计。

Description

扫描驱动电路及具有该电路的平面显示装置
【技术领域】
本发明涉及显示技术领域，特别是涉及一种扫描驱动电路及具有该电路的平面显示装置。
【背景技术】
目前的平面显示装置中采用扫描驱动电路，也就是利用现有薄膜晶体管平面显示器阵列制程将扫描驱动电路制作在阵列基板上，实现对逐行扫描的驱动方式。现有的平面显示装置中每一扫描驱动电路仅驱动一条扫描线，而一般平面显示装置中设置诸多条扫描线，这将需要设计诸多扫描驱动电路，势必使得电路设计复杂，且占用空间，不利于平面显示装置的窄边框设计。
【发明内容】
本发明主要解决的技术问题是提供一种扫描驱动电路及具有该电路的平面显示装置，以简化平面显示装置的电路，节省空间，进而利于平面显示装置的窄边框设计。
为解决上述技术问题，本发明采用的一个技术方案是：提供一种扫描驱动电路，其中，所述扫描驱动电路包括级联的多个扫描驱动单元，每一所述扫描驱动单元包括：
正反扫电路，用于接收上级级传信号及第一下级级传信号并进行处理后控制所述扫描驱动电路进行正向扫描及反向扫描；
输入电路，连接所述正反扫电路，用于从所述正反扫电路接收所述上级级传信号及所述第一下级级传信号并根据所述上级级传信号及所述第一下级级传信号对上拉控制信号点及下拉控制信号点进行充电；
锁存电路，连接所述输入电路，用于从所述输入电路接收所述上级级传信号及所述第一下级级传信号并对所述上级级传信号及所述第一下级级传信号进行锁存；
复位电路，连接所述输入电路及所述锁存电路，用于对所述上拉控制信号点的电位进行清零复位；及
信号复用电路，连接所述锁存电路，用于对本级级传信号、第二下级级传信号及从所述锁存电路接收到的锁存数据进行处理，产生扫描驱动信号输出给扫描线来驱动像素单元；
所述正反扫电路包括第一至第四可控开关，所述第一可控开关的控制端接收所述上级级传信号及连接所述第四可控开关的控制端，所述第一可控开关的第一端连接开启电压端及所述第二可控开关的第一端，所述第一可控开关的第二端连接所述第二可控开关的第二端、所述第三可控开关的第一端及所述输入电路，所述第二可控开关的控制端接收所述第一下级级传信号及连接所述第三可控开关的控制端，所述第三可控开关的第二端连接所述第四可控开关的第一端，所述第四可控开关的第二端连接关闭电压端；
所述第一及第二可控开关为P型MOS薄膜晶体管，所述第一及第二可控开关的控制端、第一端及第二端分别对应所述P型MOS薄膜晶体管的栅极、漏极及源极；所述第三及第四可控开关为N型MOS薄膜晶体管，所述第三及第四可控开关的控制端、第一端及第二端分别对应所述N型MOS薄膜晶体管的栅极、漏极及源极；
所述输入电路包括第一反相器及第一时钟控制反相器，所述第一反相器的输入端接收一时钟信号，所述第一反相器的输出端连接所述第一时钟控制反相器的第一控制端，所述第一时钟控制反相器的第二控制端接收所述时钟信号，所述第一时钟控制反相器的输入端连接所述第一可控开关的第二端，所述第一时钟控制反相器的输出端连接所述锁存电路及所述复位电路。
为解决上述技术问题，本发明采用的另一个技术方案是：提供一种扫描驱动电路，所述扫描驱动电路包括级联的多个扫描驱动单元，每一所述扫描驱动单元包括：
正反扫电路，用于接收上级级传信号及第一下级级传信号并进行处理后控制所述扫描驱动电路进行正向扫描及反向扫描；
输入电路，连接所述正反扫电路，用于从所述正反扫电路接收所述上级级传信号及所述第一下级级传信号并根据所述上级级传信号及所述第一下级级传信号对上拉控制信号点及下拉控制信号点进行充电；
锁存电路，连接所述输入电路，用于从所述输入电路接收所述上级级传信号及所述第一下级级传信号并对所述上级级传信号及所述第一下级级传信号进行锁存；
复位电路，连接所述输入电路及所述锁存电路，用于对所述上拉控制信号点的电位进行清零复位；及
信号复用电路，连接所述锁存电路，用于对本级级传信号、第二下级级传信号及从所述锁存电路接收到的锁存数据进行处理，产生扫描驱动信号输出给扫描线来驱动像素单元。
其中，所述正反扫电路包括第一至第四可控开关，所述第一可控开关的控制端接收所述上级级传信号及连接所述第四可控开关的控制端，所述第一可控开关的第一端连接开启电压端及所述第二可控开关的第一端，所述第一可控开关的第二端连接所述第二可控开关的第二端、所述第三可控开关的第一端及所述输入电路，所述第二可控开关的控制端接收所述第一下级级传信号及连接所述第三可控开关的控制端，所述第三可控开关的第二端连接所述第四可控开关的第一端，所述第四可控开关的第二端连接关闭电压端。
其中，所述第一及第二可控开关为P型MOS薄膜晶体管，所述第一及第二可控开关的控制端、第一端及第二端分别对应所述P型MOS薄膜晶体管的栅极、漏极及源极；所述第三及第四可控开关为N型MOS薄膜晶体管，所述第三及第四可控开关的控制端、第一端及第二端分别对应所述N型MOS薄膜晶体管的栅极、漏极及源极。
其中，所述输入电路包括第一反相器及第一时钟控制反相器，所述第一反相器的输入端接收一时钟信号，所述第一反相器的输出端连接所述第一时钟控制反相器的第一控制端，所述第一时钟控制反相器的第二控制端接收所述时钟信号，所述第一时钟控制反相器的输入端连接所述第一可控开关的第二端，所述第一时钟控制反相器的输出端连接所述锁存电路及所述复位电路。
其中，所述锁存电路包括第二反相器、第三反相器及第二时钟控制反相器，所述第二时钟控制反相器的输入端连接所述第一时钟控制反相器的输出端及所述第三反相器的输入端，所述第二时钟控制反相器的第一控制端接收所述时钟信号，所述第二反相器的输入端接收所述时钟信号，所述第二反相器的输出端连接所述第二时钟控制反相器的第二控制端，所述第二时钟控制反相器的输出端连接所述第三反相器的输出端、所述复位电路及所述信号复用电路。
其中，所述复位电路包括第五可控开关，所述第五可控开关的控制端接收一复位信号，所述第五可控开关的第一端连接所述第二时钟控制反相器的输入端及所述第三反相器的输入端，所述第五可控开关的第二端连接所述开启电压端。
其中，所述第五可控开关为P型MOS薄膜晶体管，所述第五可控开关的控制端、第一端及第二端分别对应所述P型MOS薄膜晶体管的栅极、漏极及源极。
其中，所述信号复用电路包括第四至第九反相器、第一及第二与非门，所述第一与非门的第一输入端接收一第一驱动信号，所述第一与非门的第二输入端连接所述第二与非门的第一输入端及所述第二时钟控制反相器的输出端，所述第二与非门的第二输入端接收一第二驱动信号，所述第一与非门的输出端连接所述第四反相器的输入端，所述第四反相器的输出端连接所述第五反相器的输入端，所述第六反相器的输入端连接所述第五反相器的输出端及接收所述本级级传信号，所述第六反相器的输出端连接本级扫描线，所述第二与非门的输出端连接所述第七反相器的输入端，所述第七反相器的输出端连接所述第八反相器的输入端，所述第九反相器的输入端连接所述第八反相器的输出端及接收所述第二下级级传信号，所述第九反相器的输出端连接一下级扫描线。
为解决上述技术问题，本发明采用的另一个技术方案是：提供一种平面显示装置，所述平面显示装置包括扫描驱动电路，所述扫描驱动电路包括级联的多个扫描驱动单元，每一所述扫描驱动单元包括：
正反扫电路，用于接收上级级传信号及第一下级级传信号并进行处理后控制所述扫描驱动电路进行正向扫描及反向扫描；
输入电路，连接所述正反扫电路，用于从所述正反扫电路接收所述上级级传信号及所述第一下级级传信号并根据所述上级级传信号及所述第一下级级传信号对上拉控制信号点及下拉控制信号点进行充电；
锁存电路，连接所述输入电路，用于从所述输入电路接收所述上级级传信号及所述第一下级级传信号并对所述上级级传信号及所述第一下级级传信号进行锁存；
复位电路，连接所述输入电路及所述锁存电路，用于对所述上拉控制信号点的电位进行清零复位；及
信号复用电路，连接所述锁存电路，用于对本级级传信号、第二下级级传信号及从所述锁存电路接收到的锁存数据进行处理，产生扫描驱动信号输出给扫描线来驱动像素单元。
其中，所述正反扫电路包括第一至第四可控开关，所述第一可控开关的控制端接收所述上级级传信号及连接所述第四可控开关的控制端，所述第一可控开关的第一端连接开启电压端及所述第二可控开关的第一端，所述第一可控开关的第二端连接所述第二可控开关的第二端、所述第三可控开关的第一端及所述输入电路，所述第二可控开关的控制端接收所述第一下级级传信号及连接所述第三可控开关的控制端，所述第三可控开关的第二端连接所述第四可控开关的第一端，所述第四可控开关的第二端连接关闭电压端。
其中，所述第一及第二可控开关为P型MOS薄膜晶体管，所述第一及第二可控开关的控制端、第一端及第二端分别对应所述P型MOS薄膜晶体管的栅极、漏极及源极；所述第三及第四可控开关为N型MOS薄膜晶体管，所述第三及第四可控开关的控制端、第一端及第二端分别对应所述N型MOS薄膜晶体管的栅极、漏极及源极。
其中，所述输入电路包括第一反相器及第一时钟控制反相器，所述第一反相器的输入端接收一时钟信号，所述第一反相器的输出端连接所述第一时钟控制反相器的第一控制端，所述第一时钟控制反相器的第二控制端接收所述时钟信号，所述第一时钟控制反相器的输入端连接所述第一可控开关的第二端，所述第一时钟控制反相器的输出端连接所述锁存电路及所述复位电路。
其中，所述锁存电路包括第二反相器、第三反相器及第二时钟控制反相器，所述第二时钟控制反相器的输入端连接所述第一时钟控制反相器的输出端及所述第三反相器的输入端，所述第二时钟控制反相器的第一控制端接收所述时钟信号，所述第二反相器的输入端接收所述时钟信号，所述第二反相器的输出端连接所述第二时钟控制反相器的第二控制端，所述第二时钟控制反相器的输出端连接所述第三反相器的输出端、所述复位电路及所述信号复用电路。
其中，所述复位电路包括第五可控开关，所述第五可控开关的控制端接收一复位信号，所述第五可控开关的第一端连接所述第二时钟控制反相器的输入端及所述第三反相器的输入端，所述第五可控开关的第二端连接所述开启电压端。
其中，所述第五可控开关为P型MOS薄膜晶体管，所述第五可控开关的控制端、第一端及第二端分别对应所述P型MOS薄膜晶体管的栅极、漏极及源极。
其中，所述信号复用电路包括第四至第九反相器、第一及第二与非门，所述第一与非门的第一输入端接收一第一驱动信号，所述第一与非门的第二输入端连接所述第二与非门的第一输入端及所述第二时钟控制反相器的输出端，所述第二与非门的第二输入端接收一第二驱动信号，所述第一与非门的输出端连接所述第四反相器的输入端，所述第四反相器的输出端连接所述第五反相器的输入端，所述第六反相器的输入端连接所述第五反相器的输出端及接收所述本级级传信号，所述第六反相器的输出端连接本级扫描线，所述第二与非门的输出端连接所述第七反相器的输入端，所述第七反相器的输出端连接所述第八反相器的输入端，所述第九反相器的输入端连接所述第八反相器的输出端及接收所述第二下级级传信号，所述第九反相器的输出端连接一下级扫描线。
其中，所述平面显示装置为LCD或OLED。
本发明的有益效果是：区别于现有技术的情况，本发明的扫描驱动电路通过所述正反扫电路对上级级传信号及第一下级级传信号进行处理后控制所述扫描驱动电路进行正向扫描及反向扫描，并通过所述输入电路对上拉控制信号点及下拉控制信号点进行充电，通过所述锁存电路对所述上级级传信号及所述第一下级级传信号进行锁存，最后通过所述信号复用电路产生扫描驱动信号输出给多条扫描线来驱动像素单元，以此实现简化平面显示装置的电路，节省空间，进而利于平面显示装置的窄边框设计。
【附图说明】
图1是现有技术中扫描驱动电路的结构示意图；
图2是现有技术中扫描驱动电路的波形图；
图3是本发明的扫描驱动电路的结构示意图；
图4是图3中的反相器的结构示意图；
图5是图3中的时钟控制反相器的结构示意图；
图6是图3中的与非门的结构示意图；
图7是本发明的扫描驱动电路的驱动框架图；
图8及图9是本发明的扫描驱动电路的波形图；
图10是本发明的平面显示装置的示意图。
【具体实施方式】
请参阅图1，现有技术中平面显示装置中设置有若干条扫描线，也就需要对应这些扫描线设置相应的扫描驱动电路，而现有的每一扫描驱动电路仅驱动一条扫描线，每一扫描驱动电路包括正反扫电路10、输入电路20、锁存电路30、复位电路40、信号处理电路50及驱动电路60，这将使得平面显示装置中的电路设计复杂。请继续参阅图2，图2为现有技术中扫描驱动电路的波形图。其中，当正向扫描控制电压U2D为高电平且反向扫描电压D2U为低电平时，下级下拉控制信号点Q(n+1)为高电平时，所述正反扫电路10输出高电平信号，下级下拉控制信号点Q(n+1)为低电平时，所述正反扫电路10输出低电平信号，所述扫描驱动电路为正向扫描状态；当正向扫描控制电压U2D为低电平且反向扫描电压D2U为高电平时，上级上拉控制信号点Q(n-1)为高电平时，所述正反扫电路10输出高电平信号，上级上拉控制信号点Q(n-1)为低电平时，所述正反扫电路10输出低电平信号，所述扫描驱动电路为反向扫描状态。当所述正反扫电路10输出高电平信号，第一时钟信号CK1输出高电平信号时，所述输入电路20输出低电平信号，所述低电平信号经所述锁存电路30中反相器后为本级上拉控制信号点Q(N)充电至高电平，所述本级上拉控制信号点Q(N)的电位被所述锁存电路30锁存起来，当第二时钟信号CK3输出高电平信号时，所述信号处理电路50经过对所述本级上拉控制信号点Q(N)的高电平信号与所述第二时钟信号CK3的高电平信号进行与非运算后输出低电平信号，所述低电平信号经驱动电路60的反相器后输出高电平的扫描驱动信号给本级扫描线Gate(n)以提供给像素单元；当所述正反扫电路10输出低电平信号，第一时钟信号CK1输出高电平信号时，所述输入电路20输出高电平信号，所述高电平信号经所述锁存电路30中反相器后提供给本级上拉控制信号点Q(N)低电平，即本级上拉控制信号点Q(N)放电，当第二时钟信号CK3输出高电平信号时，所述信号处理电路50经过对所述本级上拉控制信号点Q(N)的低电平信号与所述第二时钟信号CK3的高电平信号进行与非运算后输出高电平信号，所述高电平信号经驱动电路60的反相器后输出低电平的扫描驱动信号给本级扫描线Gate(n)以提供给像素单元，其余扫描驱动电路的工作原理与上述相同，在此不再赘述。
请参阅图3，是本发明的扫描驱动电路的结构示意图。在本实施方式中，仅以一个扫描驱动单元1为例进行说明。如图3所示，本发明的扫描驱动电路包括多个级联的扫描驱动单元1，每一扫描驱动单元1包括正反扫电路100，用于接收上级级传信号及第一下级级传信号并进行处理后控制所述扫描驱动电路进行正向扫描及反向扫描；输入电路200，连接所述正反扫电路100，用于从所述正反扫电路100接收所述上级级传信号及所述第一下级级传信号并根据所述上级级传信号及所述第一下级级传信号对上拉控制信号点及下拉控制信号点进行充电；锁存电路300，连接所述输入电路200，用于从所述输入电路200接收所述上级级传信号及所述第一下级级传信号并对所述上级级传信号及所述第一下级级传信号进行锁存；复位电路400，连接所述输入电路200及所述锁存电路300，用于对所述上拉控制信号点的电位进行清零复位；信号复用电路500，连接所述锁存电路300，用于对本级级传信号、第二下级级传信号及从所述锁存电路300接收到的锁存数据进行处理，产生扫描驱动信号输出给扫描线来驱动像素单元。
所述正反扫电路100包括第一至第四可控开关T1-T4，所述第一可控开关T1的控制端接收所述上级级传信号及连接所述第四可控开关T4的控制端，所述第一可控开关T1的第一端连接开启电压端VGH及所述第二可控开关T2的第一端，所述第一可控开关T1的第二端连接所述第二可控开关T2的第二端、所述第三可控开关T3的第一端及所述输入电路200，所述第二可控开关T2的控制端接收所述第一下级级传信号及连接所述第三可控开关T3的控制端，所述第三可控开关T3的第二端连接所述第四可控开关T4的第一端，所述第四可控开关T4的第二端连接关闭电压端VGL。
所述第一及第二可控开关T1、T2为P型MOS薄膜晶体管，所述第一及第二可控开关T1、T2的控制端、第一端及第二端分别对应所述P型MOS薄膜晶体管的栅极、漏极及源极；所述第三及第四可控开关T3、T4为N型MOS薄膜晶体管，所述第三及第四可控开关T3、T4的控制端、第一端及第二端分别对应所述N型MOS薄膜晶体管的栅极、漏极及源极。在其他实施例中，所述第一至第四可控开关也可为其他类型的开关，只要能实现本发明的目的即可，如所述第一及第二可控开关T1、T2为N型MOS薄膜晶体管，所述第一及第二可控开关T1、T2的控制端、第一端及第二端分别对应所述N型MOS薄膜晶体管的栅极、漏极及源极；所述第三及第四可控开关T3、T4为P型MOS薄膜晶体管，所述第三及第四可控开关T3、T4的控制端、第一端及第二端分别对应所述P型MOS薄膜晶体管的栅极、漏极及源极。
所述输入电路200包括第一反相器U1及第一时钟控制反相器Y1，所述第一反相器U1的输入端接收一时钟信号，所述第一反相器U1的输出端连接所述第一时钟控制反相器Y1的第一控制端，所述第一时钟控制反相器Y1的第二控制端接收所述时钟信号，所述第一时钟控制反相器Y1的输入端连接所述第一可控开关T1的第二端，所述第一时钟控制反相器Y1的输出端连接所述锁存电路300及所述复位电路400。
所述锁存电路300包括第二反相器U2、第三反相器U3及第二时钟控制反相器Y2，所述第二时钟控制反相器Y2的输入端连接所述第一时钟控制反相器Y1的输出端及所述第三反相器U3的输入端，所述第二时钟控制反相器Y2的第一控制端接收所述时钟信号，所述第二反相器U2的输入端接收所述时钟信号，所述第二反相器U2的输出端连接所述第二时钟控制反相器Y2的第二控制端，所述第二时钟控制反相器Y2的输出端连接所述第三反相器U3的输出端、所述复位电路400及所述信号复用电路500。
所述复位电路500包括第五可控开关T5，所述第五可控开关T5的控制端接收一复位信号，所述第五可控开关T5的第一端连接所述第二时钟控制反相器Y2的输入端及所述第三反相器U3的输入端，所述第五可控开关T5的第二端连接所述开启电压端VGH。
所述第五可控开关T5为P型MOS薄膜晶体管，所述第五可控开关T5的控制端、第一端及第二端分别对应所述P型MOS薄膜晶体管的栅极、漏极及源极。在其他实施例中，所述第五可控开关也可为其他类型的开关，只要能实现本发明的目的即可，如所述第五可控开关T5为N型MOS薄膜晶体管，所述第五可控开关T5的控制端、第一端及第二端分别对应所述N型MOS薄膜晶体管的栅极、漏极及源极。
所述信号复用电路500包括第四至第九反相器U4-U9、第一及第二与非门A1、A2，所述第一与非门A1的第一输入端接收一第一驱动信号，所述第一与非门A1的第二输入端连接所述第二与非门A2的第一输入端及所述第二时钟控制反相器Y2的输出端，所述第二与非门A2的第二输入端接收一第二驱动信号，所述第一与非门A1的输出端连接所述第四反相器U4的输入端，所述第四反相器U4的输出端连接所述第五反相器U5的输入端，所述第六反相器U6的输入端连接所述第五反相器U5的输出端及接收所述本级级传信号，所述第六反相器U6的输出端连接本级扫描线，所述第二与非门A2的输出端连接所述第七反相器U7的输入端，所述第七反相器U7的输出端连接所述第八反相器U8的输入端，所述第九反相器U9的输入端连接所述第八反相器U8的输出端及接收所述第二下级级传信号，所述第九反相器U9的输出端连接一下级扫描线。
请参阅图4至图6，分别是图3中所述反相器、所述时钟控制反相器及与非门的结构示意图，所述反相器、所述时钟控制反相器及与非门的结构均为现有技术，因此在此不再详细赘述。
在本实施例中，所述时钟信号为时钟信号CK1，所述上级级传信号为上级级传信号ST（n-2），所述第一下级级传信号为第一下级级传信号ST（n+4），所述本级级传信号为本级级传信号ST（n），所述第二下级级传信号为第二下级级传信号ST（n+2），所述复位信号为复位信号Reset，所述上拉控制信号点为上拉控制信号点Q（N），所述下拉控制信号点为下拉控制信号点P（N），所述第一驱动信号为第一驱动信号CT2，所述第二驱动信号为第二驱动信号CT3，所述本级扫描线为本级扫描线Gate（n），所述下级扫描线为下级扫描线Gate（n+2）。
请参阅图8及图9，是本发明扫描驱动电路的波形图。根据图3至图9可以得到所述扫描驱动电路的工作原理如下：下面以一个扫描驱动单元1为例进行说明。在所述正反扫电路100中通过所述上级级传信号ST(n-2)控制所述扫描驱动电路进行正向扫描状态，通过所述第一下级级传信号ST(n+4)控制所述扫描驱动电路进行反向扫描状态。当所述上级级传信号ST(n-2)及所述第一下级级传信号ST(n+4)均输出高电平信号时，所述正反扫电路100输出低电平信号；当所述上级级传信号ST(n-2)及所述第一下级级传信号ST(n+4)均输出低电平信号、所述上级级传信号ST(n-2)输出高电平信号而所述第一下级级传信号ST(n+4)输出低电平信号、或所述上级级传信号ST(n-2)输出低电平信号而所述第一下级级传信号ST(n+4)输出高电平信号时，所述正反扫电路100输出高电平信号。
当所述正反扫电路100输出高电平信号，所述时钟信号CK1输出第一个高电平信号时，所述输入电路200输出低电平信号，所述低电平信号经过所述第三反相器U3后输出给所述上拉控制信号点Q(N)高电平信号，此时所述上拉控制信号点Q(N)被充电，当所述第一及第二驱动信号CT2、CT3均输出高电平信号时，所述本级级传信号ST(n)及所述第二下级级传信号ST(n+2)均输出低电平信号，所述本级扫描线Gate(n)及所述下级扫描线Gate(n+2)均接收到高电平的扫描驱动信号并提供给所述像素单元。
当所述正反扫电路100输出高电平信号，所述时钟信号CK1输出第二个高电平信号时，所述输入电路200输出低电平信号，所述低电平信号经过所述第三反相器U3后输出给所述上拉控制信号点Q(N)高电平信号，所述上拉控制信号点Q(N)维持高电平状态，当所述第一及第二驱动信号CT2、CT3均输出高电平信号时，所述本级级传信号ST(n)及所述第二下级级传信号ST(n+2)均输出低电平信号，所述本级扫描线Gate(n)及所述下级扫描线Gate(n+2)均接收到高电平的扫描驱动信号并提供给所述像素单元。
当所述正反扫电路100输出低电平信号，所述时钟信号CK1输出高电平信号时，所述输入电路200输出高电平信号，所述高电平信号经过所述第三反相器U3后输出给所述上拉控制信号点Q(N)低电平信号，此时所述上拉控制信号点Q(N)放电，当所述第一及第二驱动信号CT2、CT3均输出高电平信号时，所述本级级传信号ST(n)及所述第二下级级传信号ST(n+2)均输出高电平信号，所述本级扫描线Gate(n)及所述下级扫描线Gate(n+2)均接收到低电平的扫描驱动信号并提供给对应的像素单元，此时，所述扫描驱动单元1工作结束。其余扫描驱动单元的工作原理与上述相同，在此不再赘述。
请参阅图10，为本发明一种平面显示装置的示意图。所述平面显示装置包括前述的扫描驱动电路，所述扫描驱动电路设置在所述平面显示装置的两端。其中，所述平面显示装置为LCD或OLED。
本发明的扫描驱动电路通过所述正反扫电路对上级级传信号及第一下级级传信号进行处理后控制所述扫描驱动电路进行正向扫描及反向扫描，并通过所述输入电路对上拉控制信号点及下拉控制信号点进行充电，通过所述锁存电路对所述上级级传信号及所述第一下级级传信号进行锁存，最后通过所述信号复用电路产生扫描驱动信号输出给多条扫描线来驱动像素单元，以此实现简化平面显示装置的电路，节省空间，进而利于平面显示装置的窄边框设计。
以上仅为本发明的实施方式，并非因此限制本发明的专利范围，凡是利用本发明说明书及附图内容所作的等效结构或等效流程变换，或直接或间接运用在其他相关的技术领域，均同理包括在本发明的专利保护范围内。

Claims (18)

  1. 一种扫描驱动电路，其中，所述扫描驱动电路包括级联的多个扫描驱动单元，每一所述扫描驱动单元包括：
    正反扫电路，用于接收上级级传信号及第一下级级传信号并进行处理后控制所述扫描驱动电路进行正向扫描及反向扫描；
    输入电路，连接所述正反扫电路，用于从所述正反扫电路接收所述上级级传信号及所述第一下级级传信号并根据所述上级级传信号及所述第一下级级传信号对上拉控制信号点及下拉控制信号点进行充电；
    锁存电路，连接所述输入电路，用于从所述输入电路接收所述上级级传信号及所述第一下级级传信号并对所述上级级传信号及所述第一下级级传信号进行锁存；
    复位电路，连接所述输入电路及所述锁存电路，用于对所述上拉控制信号点的电位进行清零复位；及
    信号复用电路，连接所述锁存电路，用于对本级级传信号、第二下级级传信号及从所述锁存电路接收到的锁存数据进行处理，产生扫描驱动信号输出给扫描线来驱动像素单元；
    所述正反扫电路包括第一至第四可控开关，所述第一可控开关的控制端接收所述上级级传信号及连接所述第四可控开关的控制端，所述第一可控开关的第一端连接开启电压端及所述第二可控开关的第一端，所述第一可控开关的第二端连接所述第二可控开关的第二端、所述第三可控开关的第一端及所述输入电路，所述第二可控开关的控制端接收所述第一下级级传信号及连接所述第三可控开关的控制端，所述第三可控开关的第二端连接所述第四可控开关的第一端，所述第四可控开关的第二端连接关闭电压端；
    所述第一及第二可控开关为P型MOS薄膜晶体管，所述第一及第二可控开关的控制端、第一端及第二端分别对应所述P型MOS薄膜晶体管的栅极、漏极及源极；所述第三及第四可控开关为N型MOS薄膜晶体管，所述第三及第四可控开关的控制端、第一端及第二端分别对应所述N型MOS薄膜晶体管的栅极、漏极及源极；
    所述输入电路包括第一反相器及第一时钟控制反相器，所述第一反相器的输入端接收一时钟信号，所述第一反相器的输出端连接所述第一时钟控制反相器的第一控制端，所述第一时钟控制反相器的第二控制端接收所述时钟信号，所述第一时钟控制反相器的输入端连接所述第一可控开关的第二端，所述第一时钟控制反相器的输出端连接所述锁存电路及所述复位电路。
  2. 一种扫描驱动电路，其中，所述扫描驱动电路包括级联的多个扫描驱动单元，每一所述扫描驱动单元包括：
    正反扫电路，用于接收上级级传信号及第一下级级传信号并进行处理后控制所述扫描驱动电路进行正向扫描及反向扫描；
    输入电路，连接所述正反扫电路，用于从所述正反扫电路接收所述上级级传信号及所述第一下级级传信号并根据所述上级级传信号及所述第一下级级传信号对上拉控制信号点及下拉控制信号点进行充电；
    锁存电路，连接所述输入电路，用于从所述输入电路接收所述上级级传信号及所述第一下级级传信号并对所述上级级传信号及所述第一下级级传信号进行锁存；
    复位电路，连接所述输入电路及所述锁存电路，用于对所述上拉控制信号点的电位进行清零复位；及
    信号复用电路，连接所述锁存电路，用于对本级级传信号、第二下级级传信号及从所述锁存电路接收到的锁存数据进行处理，产生扫描驱动信号输出给扫描线来驱动像素单元。
  3. 根据权利要求2所述的扫描驱动电路，其中，所述正反扫电路包括第一至第四可控开关，所述第一可控开关的控制端接收所述上级级传信号及连接所述第四可控开关的控制端，所述第一可控开关的第一端连接开启电压端及所述第二可控开关的第一端，所述第一可控开关的第二端连接所述第二可控开关的第二端、所述第三可控开关的第一端及所述输入电路，所述第二可控开关的控制端接收所述第一下级级传信号及连接所述第三可控开关的控制端，所述第三可控开关的第二端连接所述第四可控开关的第一端，所述第四可控开关的第二端连接关闭电压端。
  4. 根据权利要求3所述的扫描驱动电路，其中，所述第一及第二可控开关为P型MOS薄膜晶体管，所述第一及第二可控开关的控制端、第一端及第二端分别对应所述P型MOS薄膜晶体管的栅极、漏极及源极；所述第三及第四可控开关为N型MOS薄膜晶体管，所述第三及第四可控开关的控制端、第一端及第二端分别对应所述N型MOS薄膜晶体管的栅极、漏极及源极。
  5. 根据权利要求3所述的扫描驱动电路，其中，所述输入电路包括第一反相器及第一时钟控制反相器，所述第一反相器的输入端接收一时钟信号，所述第一反相器的输出端连接所述第一时钟控制反相器的第一控制端，所述第一时钟控制反相器的第二控制端接收所述时钟信号，所述第一时钟控制反相器的输入端连接所述第一可控开关的第二端，所述第一时钟控制反相器的输出端连接所述锁存电路及所述复位电路。
  6. 根据权利要求5所述的扫描驱动电路，其中，所述锁存电路包括第二反相器、第三反相器及第二时钟控制反相器，所述第二时钟控制反相器的输入端连接所述第一时钟控制反相器的输出端及所述第三反相器的输入端，所述第二时钟控制反相器的第一控制端接收所述时钟信号，所述第二反相器的输入端接收所述时钟信号，所述第二反相器的输出端连接所述第二时钟控制反相器的第二控制端，所述第二时钟控制反相器的输出端连接所述第三反相器的输出端、所述复位电路及所述信号复用电路。
  7. 根据权利要求6所述的具有指纹识别的显示面板，其中，所述复位电路包括第五可控开关，所述第五可控开关的控制端接收一复位信号，所述第五可控开关的第一端连接所述第二时钟控制反相器的输入端及所述第三反相器的输入端，所述第五可控开关的第二端连接所述开启电压端。
  8. 根据权利要求7所述的扫描驱动电路，其中，所述第五可控开关为P型MOS薄膜晶体管，所述第五可控开关的控制端、第一端及第二端分别对应所述P型MOS薄膜晶体管的栅极、漏极及源极。
  9. 根据权利要求7所述的扫描驱动电路，其中，所述信号复用电路包括第四至第九反相器、第一及第二与非门，所述第一与非门的第一输入端接收一第一驱动信号，所述第一与非门的第二输入端连接所述第二与非门的第一输入端及所述第二时钟控制反相器的输出端，所述第二与非门的第二输入端接收一第二驱动信号，所述第一与非门的输出端连接所述第四反相器的输入端，所述第四反相器的输出端连接所述第五反相器的输入端，所述第六反相器的输入端连接所述第五反相器的输出端及接收所述本级级传信号，所述第六反相器的输出端连接本级扫描线，所述第二与非门的输出端连接所述第七反相器的输入端，所述第七反相器的输出端连接所述第八反相器的输入端，所述第九反相器的输入端连接所述第八反相器的输出端及接收所述第二下级级传信号，所述第九反相器的输出端连接一下级扫描线。
  10. 一种平面显示装置，其中，所述平面显示装置包括扫描驱动电路，所述扫描驱动电路包括级联的多个扫描驱动单元，每一所述扫描驱动单元包括：
    正反扫电路，用于接收上级级传信号及第一下级级传信号并进行处理后控制所述扫描驱动电路进行正向扫描及反向扫描；
    输入电路，连接所述正反扫电路，用于从所述正反扫电路接收所述上级级传信号及所述第一下级级传信号并根据所述上级级传信号及所述第一下级级传信号对上拉控制信号点及下拉控制信号点进行充电；
    锁存电路，连接所述输入电路，用于从所述输入电路接收所述上级级传信号及所述第一下级级传信号并对所述上级级传信号及所述第一下级级传信号进行锁存；
    复位电路，连接所述输入电路及所述锁存电路，用于对所述上拉控制信号点的电位进行清零复位；及
    信号复用电路，连接所述锁存电路，用于对本级级传信号、第二下级级传信号及从所述锁存电路接收到的锁存数据进行处理，产生扫描驱动信号输出给扫描线来驱动像素单元。
  11. 根据权利要求10所述的平面显示装置，其中，所述正反扫电路包括第一至第四可控开关，所述第一可控开关的控制端接收所述上级级传信号及连接所述第四可控开关的控制端，所述第一可控开关的第一端连接开启电压端及所述第二可控开关的第一端，所述第一可控开关的第二端连接所述第二可控开关的第二端、所述第三可控开关的第一端及所述输入电路，所述第二可控开关的控制端接收所述第一下级级传信号及连接所述第三可控开关的控制端，所述第三可控开关的第二端连接所述第四可控开关的第一端，所述第四可控开关的第二端连接关闭电压端。
  12. 根据权利要求11所述的平面显示装置，其中，所述第一及第二可控开关为P型MOS薄膜晶体管，所述第一及第二可控开关的控制端、第一端及第二端分别对应所述P型MOS薄膜晶体管的栅极、漏极及源极；所述第三及第四可控开关为N型MOS薄膜晶体管，所述第三及第四可控开关的控制端、第一端及第二端分别对应所述N型MOS薄膜晶体管的栅极、漏极及源极。
  13. 根据权利要求11所述的平面显示装置，其中，所述输入电路包括第一反相器及第一时钟控制反相器，所述第一反相器的输入端接收一时钟信号，所述第一反相器的输出端连接所述第一时钟控制反相器的第一控制端，所述第一时钟控制反相器的第二控制端接收所述时钟信号，所述第一时钟控制反相器的输入端连接所述第一可控开关的第二端，所述第一时钟控制反相器的输出端连接所述锁存电路及所述复位电路。
  14. 根据权利要求13所述的平面显示装置，其中，所述锁存电路包括第二反相器、第三反相器及第二时钟控制反相器，所述第二时钟控制反相器的输入端连接所述第一时钟控制反相器的输出端及所述第三反相器的输入端，所述第二时钟控制反相器的第一控制端接收所述时钟信号，所述第二反相器的输入端接收所述时钟信号，所述第二反相器的输出端连接所述第二时钟控制反相器的第二控制端，所述第二时钟控制反相器的输出端连接所述第三反相器的输出端、所述复位电路及所述信号复用电路。
  15. 根据权利要求14所述的平面显示装置，其中，所述复位电路包括第五可控开关，所述第五可控开关的控制端接收一复位信号，所述第五可控开关的第一端连接所述第二时钟控制反相器的输入端及所述第三反相器的输入端，所述第五可控开关的第二端连接所述开启电压端。
  16. 根据权利要求15所述的平面显示装置，其中，所述第五可控开关为P型MOS薄膜晶体管，所述第五可控开关的控制端、第一端及第二端分别对应所述P型MOS薄膜晶体管的栅极、漏极及源极。
  17. 根据权利要求15所述的平面显示装置，其中，所述信号复用电路包括第四至第九反相器、第一及第二与非门，所述第一与非门的第一输入端接收一第一驱动信号，所述第一与非门的第二输入端连接所述第二与非门的第一输入端及所述第二时钟控制反相器的输出端，所述第二与非门的第二输入端接收一第二驱动信号，所述第一与非门的输出端连接所述第四反相器的输入端，所述第四反相器的输出端连接所述第五反相器的输入端，所述第六反相器的输入端连接所述第五反相器的输出端及接收所述本级级传信号，所述第六反相器的输出端连接本级扫描线，所述第二与非门的输出端连接所述第七反相器的输入端，所述第七反相器的输出端连接所述第八反相器的输入端，所述第九反相器的输入端连接所述第八反相器的输出端及接收所述第二下级级传信号，所述第九反相器的输出端连接一下级扫描线。
  18. 根据权利要求10所述的平面显示装置，其中，所述平面显示装置为LCD或OLED。
PCT/CN2016/086811 2016-05-27 2016-06-23 扫描驱动电路及具有该电路的平面显示装置 Ceased WO2017201787A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/112,257 US10115347B2 (en) 2016-05-27 2016-06-23 Scan driving circuit and flat display device with circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201610361919.2 2016-05-27
CN201610361919.2A CN106057131B (zh) 2016-05-27 2016-05-27 扫描驱动电路及具有该电路的平面显示装置

Publications (1)

Publication Number Publication Date
WO2017201787A1 true WO2017201787A1 (zh) 2017-11-30

Family

ID=57174812

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/086811 Ceased WO2017201787A1 (zh) 2016-05-27 2016-06-23 扫描驱动电路及具有该电路的平面显示装置

Country Status (3)

Country Link
US (1) US10115347B2 (zh)
CN (1) CN106057131B (zh)
WO (1) WO2017201787A1 (zh)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10373578B2 (en) 2016-11-28 2019-08-06 Wuhan China Star Optoelectronics Technology Co., Ltd. GOA driving circuit
CN106601169B (zh) * 2016-12-29 2019-08-02 南京华东电子信息科技股份有限公司 双向扫描栅极驱动电路
CN106486079A (zh) * 2016-12-30 2017-03-08 武汉华星光电技术有限公司 阵列基板栅极驱动电路
CN106782396B (zh) * 2016-12-30 2020-04-10 武汉华星光电技术有限公司 阵列基板栅极驱动电路
CN106548758B (zh) * 2017-01-10 2019-02-19 武汉华星光电技术有限公司 Cmos goa电路
CN106782423B (zh) 2017-03-29 2019-04-16 武汉华星光电技术有限公司 一种扫描驱动电路及液晶显示器
CN107705739B (zh) * 2017-07-11 2019-11-26 深圳市华星光电半导体显示技术有限公司 扫描驱动电路及显示装置
CN107424582B (zh) 2017-09-27 2019-08-30 武汉华星光电技术有限公司 扫描驱动电路及显示装置
CN107657927B (zh) * 2017-09-27 2019-07-12 武汉华星光电技术有限公司 扫描驱动电路及显示装置
US10339871B2 (en) * 2017-11-07 2019-07-02 Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. Scan driving curcuit and display panel
CN108022548B (zh) * 2018-02-01 2021-04-23 京东方科技集团股份有限公司 扫描方向控制电路、栅极驱动电路及显示装置
CN108962147B (zh) * 2018-08-16 2023-12-29 北京华镁钛科技有限公司 一种5t2c栅极驱动单元、驱动方法、驱动电路、天线及显示装置
CN110751929B (zh) 2019-11-29 2022-12-02 厦门天马微电子有限公司 一种显示面板及显示装置
CN112863426A (zh) * 2021-01-08 2021-05-28 武汉华星光电半导体显示技术有限公司 显示面板及显示装置
KR20240100748A (ko) * 2022-12-23 2024-07-02 엘지디스플레이 주식회사 스테이지 트랜지스터를 포함하는 표시장치

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008058853A (ja) * 2006-09-04 2008-03-13 Sony Corp 表示装置及びその製造方法
CN103236272A (zh) * 2013-03-29 2013-08-07 京东方科技集团股份有限公司 移位寄存器单元及其驱动方法、栅极驱动装置与显示装置
CN103413531A (zh) * 2013-07-22 2013-11-27 北京京东方光电科技有限公司 一种移位寄存器单元、栅极驱动电路及显示器件
CN105355179A (zh) * 2015-12-03 2016-02-24 武汉华星光电技术有限公司 一种扫描驱动电路及其显示装置
CN105427821A (zh) * 2015-12-25 2016-03-23 武汉华星光电技术有限公司 适用于In Cell型触控显示面板的GOA电路

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3329008B2 (ja) * 1993-06-25 2002-09-30 ソニー株式会社 双方向信号伝送回路網及び双方向信号転送シフトレジスタ
KR100635500B1 (ko) * 2005-05-24 2006-10-17 삼성에스디아이 주식회사 시프트 레지스터 및 이를 포함하는 유기 전계발광 표시장치
KR100776511B1 (ko) * 2006-04-18 2007-11-16 삼성에스디아이 주식회사 주사구동회로 및 이를 이용한 유기발광표시장치
TWI349906B (en) * 2006-09-01 2011-10-01 Au Optronics Corp Shift register, shift register array circuit, and display apparatus
TWI552319B (zh) * 2014-05-23 2016-10-01 友達光電股份有限公司 顯示裝置
CN105096900B (zh) * 2015-09-23 2019-01-25 深圳市华星光电技术有限公司 扫描驱动电路及具有该电路的液晶显示装置
CN105206246B (zh) * 2015-10-31 2018-05-11 武汉华星光电技术有限公司 扫描驱动电路及具有该电路的液晶显示装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008058853A (ja) * 2006-09-04 2008-03-13 Sony Corp 表示装置及びその製造方法
CN103236272A (zh) * 2013-03-29 2013-08-07 京东方科技集团股份有限公司 移位寄存器单元及其驱动方法、栅极驱动装置与显示装置
CN103413531A (zh) * 2013-07-22 2013-11-27 北京京东方光电科技有限公司 一种移位寄存器单元、栅极驱动电路及显示器件
CN105355179A (zh) * 2015-12-03 2016-02-24 武汉华星光电技术有限公司 一种扫描驱动电路及其显示装置
CN105427821A (zh) * 2015-12-25 2016-03-23 武汉华星光电技术有限公司 适用于In Cell型触控显示面板的GOA电路

Also Published As

Publication number Publication date
US10115347B2 (en) 2018-10-30
CN106057131A (zh) 2016-10-26
CN106057131B (zh) 2018-11-23
US20180108300A1 (en) 2018-04-19

Similar Documents

Publication Publication Date Title
WO2017201787A1 (zh) 扫描驱动电路及具有该电路的平面显示装置
WO2018192026A1 (zh) 扫描驱动电路
WO2018018723A1 (zh) 扫描驱动电路及具有该电路的平面显示装置
WO2017015984A1 (zh) 驱动电路
WO2011095099A1 (zh) 栅极驱动电路单元、栅极驱动电路及显示装置
WO2016106802A1 (zh) 用于液晶显示装置的goa电路
WO2017045220A1 (zh) 一种goa电路及液晶显示器
WO2018035996A1 (zh) 扫描驱动电路及具有该电路的平面显示装置
WO2018018724A1 (zh) 扫描驱动电路及具有该电路的平面显示装置
WO2017197686A1 (zh) Goa 驱动电路
WO2017049661A1 (zh) 扫描驱动电路及具有该电路的液晶显示装置
WO2018120286A1 (zh) 一种驱动电路及显示面板
CN106448538B (zh) 栅极驱动单元、栅极驱动电路及其驱动方法和显示装置
WO2020015323A1 (zh) 移位暂存器、显示面板、以及移位暂存器的驱动方法
WO2017215040A1 (zh) 栅极驱动电路及液晶显示装置
WO2018045625A1 (zh) 平面显示装置及其扫描驱动电路
WO2017049660A1 (zh) 扫描驱动电路及具有该电路的液晶显示装置
WO2018014412A1 (zh) Goa电路及液晶显示面板
WO2020015322A1 (zh) 时序控制器、显示装置、以及时钟信号的电平调整方法
WO2018176562A1 (zh) 液晶显示面板及液晶显示装置
WO2018023859A1 (zh) 扫描驱动电路及具有该电路的平面显示装置
WO2017201773A1 (zh) 阵列基板测试电路、显示面板及平面显示装置
WO2017045215A1 (zh) 一种液晶显示装置及其栅极驱动电路
WO2017020327A1 (zh) 一种扫描驱动电路
WO2016192176A1 (zh) 一种扫描驱动电路

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 15112257

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16902776

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16902776

Country of ref document: EP

Kind code of ref document: A1