Classifications

• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L23/00—Details of semiconductor or other solid state devices
  • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
  • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes)
  • H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes) consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/10—Bump connectors ; Manufacturing methods related thereto
  • H01L24/11—Manufacturing methods
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/02—Bonding areas ; Manufacturing methods related thereto
  • H01L24/03—Manufacturing methods
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/02—Bonding areas ; Manufacturing methods related thereto
  • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/10—Bump connectors ; Manufacturing methods related thereto
  • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
  • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L2224/04073—Bonding areas specifically adapted for connectors of different types
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
  • H01L2224/05001—Internal layers
  • H01L2224/0501—Shape
  • H01L2224/05016—Shape in side view
  • H01L2224/05018—Shape in side view being a conformal layer on a patterned surface
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
  • H01L2224/05001—Internal layers
  • H01L2224/0502—Disposition
  • H01L2224/05026—Disposition the internal layer being disposed in a recess of the surface
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
  • H01L2224/05001—Internal layers
  • H01L2224/05075—Plural internal layers
  • H01L2224/0508—Plural internal layers being stacked
  • H01L2224/05082—Two-layer arrangements
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
  • H01L2224/05001—Internal layers
  • H01L2224/05099—Material
  • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
  • H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
  • H01L2224/05181—Tantalum [Ta] as principal constituent
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
  • H01L2224/05001—Internal layers
  • H01L2224/05099—Material
  • H01L2224/05186—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
  • H01L2224/05187—Ceramics, e.g. crystalline carbides, nitrides or oxides
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
  • H01L2224/0554—External layer
  • H01L2224/0555—Shape
  • H01L2224/05556—Shape in side view
  • H01L2224/05558—Shape in side view conformal layer on a patterned surface
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
  • H01L2224/0554—External layer
  • H01L2224/0555—Shape
  • H01L2224/05556—Shape in side view
  • H01L2224/05559—Shape in side view non conformal layer on a patterned surface
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
  • H01L2224/0554—External layer
  • H01L2224/0556—Disposition
  • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
  • H01L2224/0554—External layer
  • H01L2224/05599—Material
  • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
  • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
  • H01L2224/05624—Aluminium [Al] as principal constituent
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
  • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
  • H01L2224/13001—Core members of the bump connector
  • H01L2224/13099—Material
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
  • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
  • H01L2224/13001—Core members of the bump connector
  • H01L2224/13099—Material
  • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/0001—Technical content checked by a classifier
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/0001—Technical content checked by a classifier
  • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/0001—Technical content checked by a classifier
  • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01005—Boron [B]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01013—Aluminum [Al]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01014—Silicon [Si]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01022—Titanium [Ti]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01028—Nickel [Ni]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01029—Copper [Cu]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01033—Arsenic [As]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01046—Palladium [Pd]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01047—Silver [Ag]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/0105—Tin [Sn]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01073—Tantalum [Ta]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01074—Tungsten [W]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01078—Platinum [Pt]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01079—Gold [Au]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01082—Lead [Pb]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/013—Alloys
  • H01L2924/014—Solder alloys
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/049—Nitrides composed of metals from groups of the periodic table
  • H01L2924/0495—5th Group
  • H01L2924/04953—TaN
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/049—Nitrides composed of metals from groups of the periodic table
  • H01L2924/0496—6th Group
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/049—Nitrides composed of metals from groups of the periodic table
  • H01L2924/0504—14th Group
  • H01L2924/05042—Si3N4
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/10—Details of semiconductor or other solid state devices to be connected
  • H01L2924/11—Device type
  • H01L2924/14—Integrated circuits

Definitions

• the present invention relates to interconnect structures with bond-pads, such as copper bond-pads, and methods of forming bump sites on bond-pads.
• Semiconductor devices and other types of microelectronic devices have a die attached to a ceramic chip carrier, organic printed circuit board, lead frame, or other type of interposing structure.
• the microelectronic dies can be attached to interposing structures using Direct Chip Attach (DCA), flip-chip bonding, or wire- bonding to electrically connect the integrated circuitry in the dies to the wiring of the interposing structures.
• DCA Direct Chip Attach
• flip-chip bonding or wire- bonding to electrically connect the integrated circuitry in the dies to the wiring of the interposing structures.
• very small bumps or balls of a conductive material e.g., solder
• Copper is widely used for the wiring in semiconductor devices.
• the wiring in the integrated circuitry of many high performance devices is composed of copper.
• the bond-pads of many microelectronic dies are also made from copper.
• One problem of copper bond-pads is that copper easily oxidizes and corrodes in the presence of oxygen and water. As a result, copper bond-pads must be protected to prevent oxidation and/or corrosion that could possibly impair or destroy the device.
• Figure 1 is a cross-sectional view illustrating a portion of a microelectronic die 10 having substrate 11 with a copper bond-pad 20.
• the die 10 in Figure 1 further includes passivation layers including a first dielectric layer 32 (e.g., silicon dioxide), a second dielectric layer 34 (e.g., silicon nitride), and a third dielectric layer 36 (e.g., polyimide).
• the die 10 further includes a cap 40 having a barrier layer 42 and a metal layer 44 over the barrier layer 42.
• the cap 40 is formed by constructing a first mask over the first and second dielectric layers 32 and 34, and etching holes through the first and second dielectric layers 32 and 34 over the bond- pad 20.
• the barrier layer 42 and the metal layer 44 are then deposited onto the workpiece 10.
• the process of forming the cap 40 further includes constructing a second mask on top of the metal layer 44 from a resist 50, developing the resist 50 to expose the areas of the metal layer 44 over the upper portions of the third dielectric layer 36, and then etching the metal layer 44 and the barrier layer 42 down to the third dielectric layer 36 using a reactive ion etch.
• the resist 50 is subsequently stripped from the workpiece 10 to leave the cap 40 over the copper bond-pad 20.
• One problem with the copper interconnect structure illustrated in Figure 1 is that it is relatively expensive to manufacture because this process requires a first mask to form the openings over the bond-pad 20 and a second mask to form the pattern of resist 50 over the metal layer 44.
• Masks are expensive to construct because they require very expensive photolithography equipment to achieve the required tolerances in semiconductor devices.
• This process is also expensive because it uses a costly reactive ion etch to remove portions of the metal layer 44 and the barrier layer 42. This process is even further expensive because the resist 50 pools over the bond-pad 20 and is time consuming to remove.
• Figure 2 is a cross-sectional view illustrating a portion of another embodiment of a microelectronic die 100 having a cap to protect a copper bond-pad.
• the die 100 illustrated in Figure 2 is similar to the die 10 illustrated in Figure 1 , and thus like reference numbers refer to like components in both of these figures.
• the die 100 illustrated in Figure 2 includes a cap 140 plated onto the bond-pad 20.
• the cap 140 is fabricated by constructing the first mask and forming a hole through the first and second dielectric layers 32 and 34 over the bond-pad 20. After forming the hole .over the bond-pad 20, the cap 140 is plated onto the bond-pad 20 using a series of different plating cycles.
• a palladium layer 142 can be plated directly onto the bond-pad 20 using a plating process.
• the palladium layer 142 provides a seed layer or nucleation layer for plating a nickel layer 144 onto the palladium layer 142 using another plating process.
• a silver layer 146 can be plated onto the palladium layer 142 before depositing the nickel layer 144, and/or a gold layer 148 can be deposited onto the nickel layer 144.
• One problem with the cap 140 illustrated in Figure 2 is that the nickel initially plates onto one of the underlying metal layers and then continues to plate upon itself.
• the nickel does not bond to the sidewalls of the opening through the dielectric layers such that oxygen and moisture can migrate along the interface between the nickel and the dielectric layers 32, 34 and 36. Therefore, the contact 140 does not sufficiently protect the copper bond-pad 20 from oxidation and corrosion.
• Figure 1 is a cross-sectional view of a microelectronic device having a copper bond-pad in accordance with one aspect of the prior art.
• Figure 2 is a cross-sectional view of a microelectronic device having a copper bond-pad in accordance with another aspect of the prior art.
• Figure 3 is a cross-sectional view illustrating a portion of a microelectronic workpiece having a plurality of copper bond-pads and protective caps on the copper bond-pads in accordance with an embodiment of the invention.
• Figures 4A-4D are cross-sectional views illustrating stages of a process for fabricating a conductive cap over a copper bond-pad in accordance with one embodiment of the invention.
• Figures 5A-5C are cross-sectional views illustrating stages of a process for fabricating a conductive cap over a copper bond-pad in accordance with another embodiment of the invention.
• Several aspects of the present invention are directed toward forming protective caps on bond-pads, such as bond-pads composed of copper, silver, gold or other suitable conductive materials.
• the protective caps provide sites to which conductive bumps, wire-bonds, metallization of redistribution layers, or balls may be attached in the manufacturing of microelectronic devices.
• One embodiment of a method for fabricating such bumps sites comprises providing a microelectronic workpiece having a plurality of dies that include integrated circuitry and bond-pads electrically coupled to the integrated circuitry.
• This embodiment further includes creating a passivation structure on the workpiece, forming openings in the passivation structure to expose portions of the bond-pads, and depositing an external metal layer over the passivation structure and the exposed portions of the bond-pads.
• the external metal layer generally has a thickness such that the openings are not completely filled by the metal layer.
• the process further includes planarizing the workpiece to an endpoint in the passivation structure.
• the planarization stage comprises placing the workpiece against a planarizing medium, and moving the workpiece and/or the planarizing medium relative to each other in a manner that removes portions of the external metal layer and the barrier layer from the passivation structure.
• the planarizing procedure electrically isolates remaining portions of the metal layer in the openings formed in the passivation structure to construct self-aligned protective caps over the bond-pads.
• Another embodiment and method for fabricating bump sites on copper bond-pads includes providing a microelectronic workpiece having a plurality of dies that include integrated circuitry and bond-pads electrically coupled to the integrated circuitry.
• This embodiment further includes constructing a dielectric structure including openings through the dielectric structure. The openings have sidewalls arranged to at least partially expose the bond-pads and shoulders projecting transversely relative to the sidewalls.
• This embodiment further includes depositing a conductive layer over the dielectric structure and the exposed portions of the bond- pads such that the conductive layer has steps seated with the shoulders in the openings. The upper portions of the conductive layer are removed from the top of the dielectric structure to form self-aligned caps over the copper bond-pads.
• the upper portions of the conductive layer can be removed from the dielectric structure by placing the workpiece against a planarizing medium, and moving the workpiece and/or the planarizing medium relative to each other.
• This process can optionally include forming an intermediate layer on the dielectric structure and the exposed portions of the bond-pads before depositing the conductive layer, and then depositing the conductive layer onto the intermediate layer.
• the intermediate layer for example, can be (a) a barrier layer that prevents diffusion or migration of material between the bond-pads and the conductive layer, and/or (b) an adhesive layer that provides good adhesion to the dielectric structure and/or the bond-pads.
• the conductive layer can be aluminum, nickel or other suitable metals.
• Another embodiment of a method for forming bump sites on copper bond-pads includes providing a microelectronic workpiece having a plurality of dies that include integrated circuitry and copper bond-pads electrically coupled to the integrated circuitry. This method further includes constructing a dielectric structure on the workpiece to have openings arranged in a pattern that at least partially exposes individual bond-pads. This method continues by forming a barrier layer on the dielectric structure and the exposed portions of the bond-pads, depositing an aluminum layer on the barrier layer, and coating the aluminum layer with a sacrificial material. The bump sites are further formed by removing upper portions of the sacrificial material, the aluminum layer, and the barrier layer using a mechanical or chemical-mechanical planarization process. The remaining portions of the sacrificial material can then be removed from the workpiece to expose the portions of the aluminum layer on the copper bond-pads.
• Still another method for fabricating bump sites on bond-pads in accordance with the invention comprises providing a microelectronic workpiece having a plurality of dies that include integrated circuitry and bond-pads electrically coupled to the integrated circuitry.
• This embodiment further includes constructing a dielectric structure on the workpiece to have openings aligned with corresponding bond-pads and depositing a conductive cap layer over the dielectric structure and the bond-pads.
• the cap layer has a thickness less than that of the dielectric structure such that the openings in the dielectric structure are not completely filled by the cap layer.
• This method further includes removing portions of the cap layer from the workpiece without forming a mask over the cap layer to construct caps comprising discrete portions of at least the cap layer. The caps are self-aligned with corresponding copper bond-pads.
• Another aspect of the invention is directed toward microelectronic workpieces that have bump sites over copper bond-pads.
• a workpiece for example, includes a substrate having a plurality of microelectronic dies comprising integrated circuitry and bond-pads electrically coupled to the integrated circuitry.
• the workpiece further includes (a) a dielectric structure having a plurality of openings with sidewalls projecting from corresponding bond-pads, and (b) a plurality of caps over corresponding bond-pads.
• the individual caps include a discrete portion of a conductive cap layer.
• the caps are electrically isolated from each other and self-aligned with corresponding bond-pads without forming a mask layer over the cap layer.
• the caps typically have a thickness less than that of the dielectric structure such that the openings in the dielectric structure are not completely filled by the caps.
• This embodiment further includes a dielectric structure on the workpiece and a plurality of conductive caps over the bond-pads.
• the dielectric structure has a planarized upper surface and a plurality of openings with sidewalls projecting from corresponding copper bond-pads.
• the individual conductive caps have a conductive layer in the openings.
• the caps can include (a) a first layer attached to the bond-pads and the sidewalls of the openings, and (b) a second layer on the first layer.
• the second layer is typically aluminum or another suitably conductive material.
• the caps further include a planarized portion extending from the planarized upper surface of the dielectric structure.
• the workpiece can further include a plurality of external electrical connectors, such as conductive balls or wire- bonds, attached to the caps.
• Another embodiment of a microelectronic workpiece in accordance with the invention includes a substrate having a plurality of microelectronic dies including integrated circuitry and copper bond-pads electrically coupled to the integrated circuitry.
• This embodiment further includes a dielectric structure on the workpiece and a plurality of conductive caps electrically isolated from each other and positioned over corresponding bond-pads.
• the dielectric structure in this embodiment includes a first dielectric layer on the workpiece, a second dielectric layer on the first dielectric layer, and a third dielectric layer on the second dielectric layer.
• the dielectric structure can further include a plurality of openings with sidewalls that are aligned with corresponding copper bond-pads.
• the individual openings have a lateral shoulder between the second and third dielectric layers or at another suitable location along the sidewalls.
• the conductive caps are positioned in corresponding openings over the bond-pads, and individual caps have a step engaged with a shoulder of a corresponding opening.
• FIG. 3 is a cross-sectional view illustrating a portion of a microelectronic workpiece 300 including a plurality of protective caps on bond-pads to provide contact sites for solder balls, wire-bonds, metallization of redistribution layers, or other externally exposed conductive connectors.
• the microelectronic workpiece 300 includes a substrate 310 having a plurality of dies 320 formed in and/or on the substrate 310.
• the dies 320 include integrated circuitry 330 and bond-pads 340 electrically coupled to the integrated circuitry 330.
• the bond-pads 340 are typically copper pads, but the bond-pads 340 can be silver pads, gold pads, or other suitably conductive pads.
• the workpiece 300 further includes a dielectric structure 350 having a plurality of openings 352 arranged in a pattern over the bond- pads 340.
• the openings 352, more specifically, are configured to expose at least a portion of individual bond-pads 340 that are to be coupled to an external device.
• the workpiece further includes a plurality of caps 360 that cover the bond-pads 340 and are attached to sidewalls of the openings 352. As explained in more detail below, the caps 360 are self-aligned with corresponding bond-pads 340 such that a separate mask is not used to electrically isolate the caps 360 in the openings 352.
• Figures 4A-4D are cross-sectional views illustrating the workpiece 300 at sequential stages of a process for fabricating one embodiment of the caps 360 shown in Figure 3. Like reference numbers refer to like components in Figures 3- 4D.
• Figure 4A illustrates an early stage of this process in which the dielectric structure 350 has been deposited onto the substrate 310, but the bond-pad 340 has not yet been exposed through the dielectric structure 350.
• the dielectric structure 350 includes a first dielectric layer 410, a second dielectric layer 412 on the first dielectric layer 410, and a third dielectric layer 414 on the second dielectric layer 412.
• the first dielectric layer 410 can be silicon dioxide and the second dielectric layer 412 can be silicon nitride.
• the first and second dielectric layers 410 and 412 can have a combined thickness of approximately 0.5 ⁇ m to 4 ⁇ m, and these layers typically have a total thickness of approximately 1 ⁇ m to 1.5 ⁇ m.
• the third dielectric layer 414 can be a polymer or other suitable dielectric material for forming a permanent mask on the second dielectric layer 412.
• the third dielectric layer 414 can be a photo-active material deposited to a thickness of approximately 2-10 microns.
• One specific embodiment of the third dielectric layer 414 is a 4 micron thick layer of polybenzoxazole (PBO).
• PBO polybenzoxazole
• the third dielectric layer 414 is configured to inhibit dishing over the bond-pad 340 in a subsequent planarization procedure.
• the third dielectric layer 414 more specifically, is sufficiently thick to protect the bond-pad 340 and any metal layers over the bond-pad 340 from excessive erosion during a subsequent chemical- mechanical planarization stage.
• the workpiece 300 can further include a diffusion barrier 415 between the copper bond-pad 340 and the dielectric structure 350 to prevent copper from diffusing into the dielectric structure 350.
• the diffusion barrier 415 is a 300 A thick layer of silicon carbide.
• the dielectric layers 410, 412, 414 and 415 can all be deposited using suitable chemical vapor deposition, sputtering, or other known processes for depositing these materials.
• Figure 4B illustrates a subsequent stage of the method in which an opening 352 has been formed through the dielectric structure 350 to expose a portion of the bond-pad 340.
• the opening 352 has a sidewall 420 and a shoulder 422 along the sidewall 420.
• the shoulder 422 can be a lateral notch or rim extending transversely with respect to the sidewall 420.
• the opening 352, for example, generally has a cross-sectional dimension parallel to the top surface of the bond-pad 340 of approximately 20 ⁇ m to 120 ⁇ m, and more generally 40 ⁇ m to 100 ⁇ m.
• the third dielectric layer 414 is composed of PBO and the opening 352 is formed by exposing and developing the PBO to create a mask having a hole aligned with the bond-pad 340.
• the portions of the second dielectric layer 412, first dielectric layer 410 and the diffusion barrier 415 over the bond-pad 340 are then etched to expose the upper surface of the bond-pad 340.
• the workpiece 300 is cleaned using a light plasma clean-up. The plasma clean-up also erodes the third dielectric layer 414 to further form the shoulder 422 at the interface between the second dielectric layer 412 and the third dielectric layer 414.
• Figure 4C illustrates the workpiece 300 at a subsequent stage after which conductive materials for the cap have been deposited onto the workpiece.
• the workpiece 300 includes a first conductive layer 430 deposited onto the dielectric structure 350 and the bond-pad 340, and a second conductive layer 440 deposited onto the first conductive layer 430.
• the first conductive layer 430 can be an optional intermediate layer that provides (a) a barrier to prevent migration or diffusion of materials between the bond-pad 340 and the second conductive layer 440, and/ or (b) adheres well to dielectric structure 350 and the bond-pads 340.
• the first conductive layer 430 is typically a barrier/adhesion layer having a thickness of approximately 300 A to 500 A
• the second conductive layer 440 is typically a metal layer having a thickness of approximately 5,000 A to 30,000 A.
• the first conductive layer 430 can be composed of Ta, TaN, TiN, WN x , or other suitable materials that prevent copper from diffusing into the dielectric structure 350 and/or the second conductive layer 440.
• the second conductive layer 440 can be an aluminum layer having a thickness of approximately 8,000 A to 20,000 A.
• the second conductive layer 440 can alternatively be nickel or another suitable metal.
• the first conductive layer 430 in not needed because copper does not diffuse into nickel.
• the first and second conductive layers 430 and 440 conform to the sidewall 420 and the shoulder 422.
• the first and second conductive layers 430 and 440 have a step 442 seated with the shoulder 422.
• the interface between the step 442 and the shoulder 422 provides a strong barrier to block oxygen and moisture from reaching the bond-pad 340.
• the first and second conductive layers 430 and 440 also have a combined thickness less than that of the dielectric structure 350 such that these conductive layers do not completely fill the opening 352 in the dielectric structure 350.
• the combined thickness of the first and second conductive layers 430 and 440 is approximately 1 ⁇ m to 3 ⁇ m such that a significant void without conductive material exists in the opening 352 immediately after depositing the conductive layers.
• Figure 4D illustrates the workpiece 300 after a cap 460 has been formed over the bond-pad 340.
• the cap 460 is an embodiment of one of the caps 360 shown in Figure 3.
• the cap 460 is formed by planarizing the workpiece 300 to remove the upper portions of the first and second conductive layers 430 and 440 from the top surface of the third dielectric layer 414.
• the workpiece 300 can be planarized by placing the workpiece 300 against a planarizing medium (not shown), and moving the workpiece and/or the planarizing medium relative to each other.
• the planarization process removes the upper portions of the first and second conductive layers 430 and 440 from the top surface of the third dielectric layer 414 without excessively eroding the portion of the first and second conductive layers 430 and 440 over the bond-pad 340.
• the third dielectric layer 414 protects the portion of the first and second conductive layers 430 and 440 over the bond-pad 340 because the relatively large thickness of the third dielectric layer 414 prevents the polishing pad from projecting into the opening to the extent that it causes unacceptable "dishing" in the second conductive layer 440. Although no dishing is shown in the portion of the second conductive layer 440 over the bond-pad 340, some dishing may be acceptable.
• the third dielectric layer 414 has a planarized upper surface 450 and the cap 460 has a planarized portion 462 that is an extension of the planarized upper surface 450.
• the planarizing process electrically isolates the cap 460 on the bond-pad 340 without having to form a second mask over the second conductive layer 440.
• the cap 460 therefore, is self- aligned with the bond-pad 340.
• cap 460 illustrated in Figure 4D is it is expected to be less expensive to produce than the cap 40 illustrated and described above with reference to Figure 1.
• the cap 460 is manufactured using only a single mask to form the openings 352 through the dielectric structure 350.
• the caps 460 are self- aligned with the bond-pads 340 because the planarizing procedure described with reference to Figure 4D removes the upper portions of the first and second conductive layers 430 and 440 from the top surface of the dielectric structure 350 without using a second mask.
• the cap 40 illustrated in Figure 1 requires a first mask to form the opening through the dielectric layers and a second mask to pattern the resist 50.
• the cap 40 illustrated in Figure 1 requires an expensive reactive ion etch to remove the exposed portions of the conductive layers, and the resist 50 must be stripped from the cap 40.
• the single planarizing process used to form the cap 460 is much less expensive than forming a second mask on the workpiece, etching the metal layers using a reactive ion etch, and cleaning the resist. Therefore, the cap 460 illustrated in Figure 4D is expected to be cost effective to produce.
• the embodiment of the cap 460 illustrated in Figure 4D is further expected to provide exceptionally good protection of the copper bond-pad 40.
• the first conductive layer 430 bonds or otherwise adheres to the sidewall 420
• the second conductive layer 440 bonds to the first conductive layer 430.
• the length of the interface between the cap 460 and the dielectric structure 350 is relatively long. As a result, oxygen and moisture are less likely to reach the surface of the copper bond-pad 340.
• the interface between the shoulder 422 and the step 442 further inhibits air and moisture from reaching the copper bond-pad 340.
• the second conductive layer 440 typically has a higher coefficient of thermal expansion than the dielectric structure 350.
• the second conductive layer 440 when it cools after it has been deposited, it contracts inwardly and downwardly to a greater extent than the dielectric structure 350 contracts such that the step 442 presses downward against the shoulder 422.
• the second conductive layer 440 effectively forms a seal between the step 442 and the shoulder 422 to further inhibit oxygen, moisture or other contaminants from reaching the bond-pad 340.
• the dielectric structure enables the use of chemical-mechanical planarization to remove the upper portions of the first and second conductive layers 430 and 440 without a mask.
• chemical-mechanical planarization was not thought to be a viable option for removing the upper portions of the first and second conductive layers 430 and 440 because the polishing pad would project into the openings and cause dishing in the caps.
• the embodiment of the process illustrated in Figures 4A-4D enables the use of chemical-mechanical planarization by configuring the dielectric structure 350 to prevent or at least mitigate dishing of the second conductive layer 440 in the region over the bond-pad 340.
• one particular embodiment of the procedure illustrated in Figures 4A-4D forms the third dielectric layer 414 to a thickness of approximately 4 microns so that the planarizing pad does not "dish" into the second conductive layer 440 to an unacceptable extent before the upper portions of the first and second conductive layers 430 and 440 have been removed from the third dielectric layer 414.
• Figures 5A-5C illustrate a method for forming a cap defining another embodiment of one of the caps 360 illustrated in Figure 3.
• FIG 5A illustrates an early stage of this embodiment in which the workpiece 300 has a dielectric structure 505 including a first dielectric layer 510 and a second dielectric layer 512.
• the first dielectric layer 510 can be silicon dioxide
• the second dielectric layer 512 can be silicon nitride.
• the workpiece 300 can further include a barrier layer 513 between the copper bond- pad 340 and the dielectric structure 505 to prevent copper from diffusing into the dielectric structure 505.
• the dielectric 505 further includes an opening 352 having a sidewall 520 projecting from the bond-pad 340.
• the first and second dielectric layers 510 and 512 can be deposited onto the substrate 310, and then the opening 352 can be etched through the first and second dielectric layers 510 and 512 using a mask. The mask is then stripped from the workpiece 300.
• Figure 5B illustrates the workpiece 300 at a subsequent stage of the method.
• the workpiece includes a first conductive layer 530 deposited onto the second dielectric layer 512 and the bond-pad 340.
• the workpiece further includes a second conductive layer 540 deposited onto the first conductive layer 530, and a sacrificial material 550 deposited onto the second conductive layer 540.
• the first conductive layer 530 can be a barrier layer
• the second conductive layer 540 can be aluminum or another suitable metal
• the sacrificial material 550 can be a resist.
• FIG. 5C illustrates the workpiece 300 after the upper portions of the first and second conductive layers 530 and 540 have been removed using a planarization process to form a cap 560 over the bond-pad 340.
• the upper portions of the first and second conductive layers 530 and 540 are removed from the workpiece 300 by pressing the workpiece 300 against a planarizing medium, and moving the workpiece and/or the planarizing medium relative to each other in a chemical-mechanical planarization process.
• the second dielectric layer 512 has a planarized surface 515 and the cap 560 has a planarized portion 562.
• planarizing processes described above with reference to Figures 4D and 5C can be purely a mechanical process or a chemical-mechanical process.
• the bond-pads, conductive layers and dielectric layers moreover, can be composed of different materials and/or have different thicknesses than those described above.
• a redistribution structure can be fabricated on top of the dielectric structure and caps such that the metallization in the redistribution structures is electrically coupled to the caps over the bond-pads. Accordingly, the invention is not limited except as by the appended claims.

Landscapes

• Engineering & Computer Science (AREA)
• Computer Hardware Design (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Power Engineering (AREA)
• Manufacturing & Machinery (AREA)
• Physics & Mathematics (AREA)
• Condensed Matter Physics & Semiconductors (AREA)
• General Physics & Mathematics (AREA)
• Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Priority Applications (3)

Applications Claiming Priority (2)

Publications (2)

Family

ID=36282804

Family Applications (1)

Country Status (6)

Cited By (3)

Families Citing this family (41)

Citations (7)

Family Cites Families (30)

• 2005
  • 2005-01-10 US US11/032,975 patent/US7282433B2/en not_active Expired - Lifetime
• 2006
  • 2006-01-10 EP EP17163986.7A patent/EP3220416B1/en active Active
  • 2006-01-10 EP EP06718008.3A patent/EP1842233B1/en active Active
  • 2006-01-10 WO PCT/US2006/000881 patent/WO2006074470A1/en not_active Ceased
  • 2006-01-10 JP JP2007550572A patent/JP5321873B2/ja active Active
  • 2006-01-10 TW TW095100929A patent/TWI387018B/zh active
• 2007
  • 2007-08-10 KR KR1020077018441A patent/KR100918129B1/ko active Active
  • 2007-10-15 US US11/872,607 patent/US7528064B2/en not_active Expired - Lifetime
• 2009
  • 2009-03-23 US US12/409,305 patent/US7939948B2/en not_active Expired - Lifetime

Patent Citations (7)

Also Published As

Similar Documents

Legal Events