WO2004109796A1 - 電子部品装置 - Google Patents
電子部品装置 Download PDFInfo
- Publication number
- WO2004109796A1 WO2004109796A1 PCT/JP2004/007175 JP2004007175W WO2004109796A1 WO 2004109796 A1 WO2004109796 A1 WO 2004109796A1 JP 2004007175 W JP2004007175 W JP 2004007175W WO 2004109796 A1 WO2004109796 A1 WO 2004109796A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- electronic component
- substrate
- expansion
- component device
- annular electrode
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
- H03H9/02—Details
- H03H9/05—Holders; Supports
- H03H9/058—Holders; Supports for surface acoustic wave devices
- H03H9/059—Holders; Supports for surface acoustic wave devices consisting of mounting pads or bumps
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
- H03H9/02—Details
- H03H9/05—Holders; Supports
- H03H9/10—Mounting in enclosures
- H03H9/1064—Mounting in enclosures for surface acoustic wave [SAW] devices
- H03H9/1071—Mounting in enclosures for surface acoustic wave [SAW] devices the enclosure being defined by a frame built on a substrate and a cap, the frame having no mechanical contact with the SAW device
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
- H03H9/25—Constructional features of resonators using surface acoustic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05666—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/13124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/13164—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
Definitions
- the present invention relates to an electronic component device in which a rectangular plate-shaped electronic component element provided with a functional portion on one surface is mounted on a substrate by using a bump, and more specifically, to one side of the rectangular shape.
- the linear expansion coefficient along the X direction and the linear expansion coefficient along the y direction orthogonal to the X direction in the rectangular plane are different from each other.
- the present invention relates to an electronic component device in which the electronic component element is mounted on a substrate.
- Patent Document 1 discloses a surface acoustic wave device in which a SAW element is mounted on a base plate by bumps. More specifically, a hot land is formed on the surface of the base plate, and a solder bump is provided on the hot land. Further, a frame-shaped ground-side land is formed on the surface of the base plate so as to surround the hot-side land. A solder sealing frame is formed on the frame-shaped ground-side land. On the other hand, an interdigital transducer (IDT), a hot-side pattern, and a ground-side pattern are formed on one surface of the SAW element chip to form a functional unit. The SAW element is fixed to the base plate with a predetermined space so that the surface on which the IDT of the SAW element is formed faces the surface of the base plate. This space is hermetically sealed by the solder sealing frame.
- IDT interdigital transducer
- Patent Document 1 JP-A-4-293310
- the linear expansion coefficient in the X direction along one side of the rectangular plate-shaped SAW element and the linear expansion coefficient in the X direction along the base plate are different. It is different. Further, the linear expansion coefficient in the y direction, which is in the rectangular plane of the SAW element and is orthogonal to the X direction, is different from the linear expansion coefficient of the base plate in the y direction. Therefore, the SAW element Since the linear expansion coefficient in the same direction is different between the element and the base plate, when a thermal shock is applied during a reliability test or during use, a large expansion difference occurs between the SAW element and the base plate. As a result, there is a problem in that distortion or fatigue failure occurs in the sealing portion, resulting in poor sealing, and the thermal shock life required for general electronic component devices cannot be satisfied.
- An object of the present invention is to provide an electronic component device that satisfies the thermal shock life required for a general electronic component device and has excellent reliability.
- the present invention provides a rectangular plate having a front surface and a back surface, and a linear expansion coefficient in the X direction along one side of the rectangle, and a linear expansion coefficient in the y direction orthogonal to the X direction in the plane of the rectangle.
- a linear expansion coefficient is different, and a functional part is formed on the front surface, and an element in which a first annular electrode is formed so as to surround the functional part; and a front surface and a back surface.
- the first and second annular electrodes and the solder sealing frame each have a band extending in the X direction and a band extending in the y direction, and the element and the substrate are separated by the solder sealing frame.
- Functional parts formed on the surface of the element are hermetically sealed in the space created between the element and the substrate.
- the thickness of the solder sealing frame is 18 zm or more.
- the coefficient of linear expansion of the substrate in the X direction is set in the Ay direction.
- A is the linear expansion coefficient of the element
- B is the linear expansion coefficient of the element in the X direction
- B is the linear expansion coefficient of the element in the y direction.
- the length of the outer side of the band extending in the x direction of the second annular electrode is dl, and the length of the outer side of the band extending in the y direction is dl. dl (mm / ° C
- the device is a surface acoustic wave device.
- the width of the band extending in the direction in which the expansion difference on the larger side of the expansion differences Q and Q occurs is the difference between the expansion differences on the smaller side of the expansion differences Q and Q. Since the width is narrower than the width of the belt-like portion extending in the direction in which the belt is extended, the thermal shock life is increased, and the thermal shock life required for general electronic component devices can be satisfied.
- the thermal shock life of the electronic component device can be further improved.
- the expansion difference on the larger side of the expansion differences Q and Q is 2
- the thermal shock life of the electronic component device becomes longer.
- FIG. 1 is a perspective view of an electronic component device according to one embodiment of the present invention.
- FIG. 2 is an exploded perspective view of the electronic component device shown in FIG.
- FIG. 3 (a) is a plan view of a package substrate used in the electronic component device shown in FIG. 1, and (b) is a cross-sectional view taken along the AA plane shown in (a). is there.
- FIG. 4 (a) is a plan view of an element used in the electronic component device shown in FIG. 1, and FIG. 4 (b) is a cross-sectional view taken along a BB plane shown in (a). .
- FIG. 5 (a) is a plan view of a solder sealing frame used in the electronic component device shown in FIG. 1, and (b) is a cross-sectional view taken along the C-C plane shown in (a). It is sectional drawing.
- FIG. 6 is a diagram showing the relationship between the thickness of the solder sealing frame and the maximum equivalent strain amplitude.
- FIG. 7 is a diagram showing the relationship between the expansion difference and the maximum equivalent strain amplitude.
- FIG. 8 is a view showing a relationship between a bending rigidity ratio and a maximum equivalent strain amplitude.
- the conventional electronic component device has a problem in that if a thermal shock is applied during a reliability test or during use, distortion or fatigue failure occurs in the sealing portion, resulting in poor sealing. I got it. For example, to determine whether the thermal shock life required for a general electronic component device ((high-temperature side 85 ° C, low-temperature side -55 ° C, each 30 minutes / 1 cycle) X 500 cycles) is satisfied. In addition, if a conventional electronic component device is subjected to a thermal shock test (under the same conditions as the thermal shock life), the sealing portion with a large difference in expansion will break, causing poor sealing, and satisfying the thermal shock life. Did not.
- the thermal shock life for example, a “Cof fin—Manson” derived between the generated strain and the thermal shock life by forcibly applying an impact so as to generate a strain at the solder ball joint.
- the maximum equivalent strain amplitude is the magnitude of the amplitude at which the solder expands and contracts during a thermal shock test of an electronic component device. Therefore, it is known that reducing the maximum equivalent strain amplitude can extend the thermal shock life of electronic component devices.
- This empirical formula is a calculation formula for the fatigue life (thermal shock life) of a solder bump. Since the strain generated in force solder is a general parameter, for example, the thermal shock life of the sealing frame Can also be applied.
- the maximum equivalent strain amplitude when a thermal shock under the same conditions as the thermal shock life required for general electronic component devices was calculated was 2.2%. In other words, it was found that if the maximum equivalent strain amplitude can be reduced to 2.2% or less, the thermal shock life required for general electronic component devices can be satisfied.
- FIG. 6 is a diagram showing the relationship between the thickness of the solder and the maximum equivalent strain amplitude. As shown in Fig. 6, it was found that the solder thickness should be 18 / im or more to reduce the maximum equivalent strain amplitude to 2.2% or less.
- FIG. 7 is a diagram showing the relationship between the expansion difference and the maximum equivalent strain amplitude. As shown in FIG. 7, the maximum equivalent strain amplitude 2. To below 2%, the expansion difference 2. 2 X 10- 5 mm / ° C or less under the Surebayore, it was found.
- FIG. 8 is a diagram showing the relationship between the bending stiffness ratio and the maximum equivalent strain amplitude. As shown in Fig. 8, in order to reduce the maximum equivalent strain amplitude to 2.2% or less, it was found that the bending stiffness ratio should be set to 1.2 or less.
- the present inventor has set the thickness of the solder sealing frame to be 18 zm or more and the expansion difference Q, the expansion difference on the larger side of Q, to make the maximum equivalent strain amplitude 2.2% or less.
- the thickness of the solder sealing frame is 18 zm or more and the expansion difference Q, the expansion difference on the larger side of Q, to make the maximum equivalent strain amplitude 2.2% or less.
- the flexural rigidity ratio R It was found that the flexural rigidity ratio on the larger side of R should be 1.2 or less.
- the width difference of the band extending in the direction in which the expansion difference occurs on the larger side of the expansion differences Q and Q, the expansion difference Q and The present inventor has found that the thermal shock life of the electronic component device can be increased if the width of the belt-shaped portion extending in the direction in which the difference in expansion occurs on the smaller side of Q is narrower.
- the expansion differences Q, Q are the difference between the expansion coefficient of the substrate and the expansion coefficient of the element.
- A is the linear expansion coefficient of the substrate in the X direction
- A is the linear expansion coefficient of the substrate in the y direction
- B is the linear expansion coefficient of the element in the ⁇ direction
- B is the linear expansion coefficient of the element in the y direction.
- the bending stiffness ratios R, R are the ratio between the bending stiffness of the substrate and the bending stiffness of the element.
- the thickness of the substrate is at, the length of the side extending in the X direction of the substrate is a, the length of the side extending in the y direction of the substrate is a, the Young's modulus of the substrate is Ea, the thickness of the element is bt, and the element thickness is bt.
- FIG. 1 is a perspective view of an electronic component device 20 according to an embodiment of the present invention
- FIG. 2 is an exploded perspective view of the electronic component device 20.
- the element 10 is mounted face down on the package substrate 1.
- FIG. 3 (a) is a plan view showing a package substrate used in the electronic component device 20, and FIG. 3 (b) is a cross-sectional view taken along a line A—A shown in FIG. It is sectional drawing.
- the package substrate 1 is a plate-like member, and is made of airtight glass epoxy resin.
- the length a of the side extending in the X direction of the package substrate 1 is 2. Omm
- the length a of the side extending in the y direction is 2.
- the thickness at is 0.25 mm
- the Young's modulus Ea is 340000 MPa.
- the linear expansion coefficient A in the X direction and the linear expansion coefficient A in the y direction of the package substrate 1 are both 7 ppmZ ° C.
- the bonding electrode 2 is connected to an external electrode (not shown) for surface mounting formed on the back surface side via a connection portion in which an electrode material is embedded in a through hole (not shown).
- the ring electrode 3 is connected to a ground electrode (not shown).
- the annular electrode 3 is in the shape of a rectangular frame, and has a band extending in the X direction and a band extending in the y direction.
- the length al of the outer side of the strip extending in the X direction of the annular electrode 3 is 2.Omm, y
- the length of the outer side of the strip extending in the direction of al is 2. Omm, the width of the strip extending in the x direction aw
- y x is 0.18 mm
- width aw of band extending in y direction is 0.20 mm
- thickness aet is 0.01 m
- FIG. 5 (a) is a plan view showing the solder sealing frame 4 used in the electronic component device 20,
- (b) is a cross-sectional view taken along a plane along the line C-C shown in (a).
- the solder sealing frame 4 has a rectangular frame shape, and has a band extending in the X direction and a band extending in the y direction.
- the length cl of the outer side of the band extending in the X direction of the solder sealing frame 4 is 2.Omm, and the length cl of the outer side of the band extending in the y direction is 2.Omm, of the band extending in the X direction.
- Width cw is 0.18mm, y
- the width cw of the strip extending in the direction is 0.20 mm and the thickness ct is 0.02 mm.
- the stop frame 4 is formed on the ring electrode 3 of the package substrate 1.
- a eutectic solder paste is applied on the ring electrode 3 of the package substrate 1 by a printing method, and the eutectic solder paste is washed after reflow soldering to remove the flux residue, thereby forming a solder sealing frame. 4 is formed.
- the solder sealing frame 4 may be formed by a precoating method such as an SJ method, a plating method, a vapor deposition method, a sputtering method, or the like, other than the printing method.
- eutectic solder is used as a material of the solder sealing frame 4, but is not limited to eutectic solder as long as it is a fusible metal.
- FIG. 4A is a plan view showing the element 10 used in the electronic component device 20, and FIG. 4B is a plan view of the element 10 when cut along a plane along the line BB shown in FIG. It is sectional drawing.
- the element 10 is a surface acoustic wave element having a rectangular plate shape.
- the length b of the side of the element 10 extending in the X direction is 2.Omm
- the length b of the side extending in the y direction is 2.Omm
- the thickness bt is 0.35 mm
- the Young's modulus Eb is 230,000.
- the element 10 is provided on the surface of a piezoelectric substrate 11 made of crystal, LiTaO, LiNbO, or the like.
- the IDT 12 and the input / output electrode 13 are connected to each other.
- the linear expansion coefficient B of the side extending in the X direction of the element 10 is 16 ppm / ° C
- the linear expansion coefficient B of the side extending in the y direction is 9 ppm / ° C.
- the linear expansion coefficient of the side extending in the y direction is different.
- annular electrode 14 as a first annular electrode is formed so as to surround the IDT 12 and the input / output electrode 13.
- the ring-shaped electrode 14 has a rectangular frame shape, and has a band extending in the X direction and a band extending in the y direction.
- the length bl of the outer side of the strip extending in the X direction of the annular electrode 14 is 2.Omm, and the length bl of the outer side of the strip extending in the y direction is 2
- the width bw of the strip extending in the x direction is 0.18 mm
- the width b w of the strip extending in the y direction is 0.20 mm
- the thickness bet is 0.001 mm.
- the bumps 15 are fixed to the input / output electrodes 13 as shown in FIG. 2 (a).
- the bump 15 is an Au bump and is formed by a wire bonding method.
- metal bumps or solder bumps containing Ag, Pd, and Cu as main components can also be used.
- the wire bonding method it may be formed by a plating method, a solder ball setting method, a printing method, or the like.
- the height of the bump 15, preferably that it be higher than the height of the formed on the package substrate 1 solder sealing frame 4 to preferred tool 40- about 50 beta m les.
- the package substrate 1 and the element 10 are formed so that the length of a side extending in the X direction and the length of a side extending in the y direction are substantially the same.
- the bonding electrode 2 of the package substrate 1 and the input / output electrode 13 of the element 10 are formed at corresponding positions.
- the annular electrode 3 of the package substrate 1 and the annular electrode 14 of the element 10 are formed at corresponding positions.
- the ring electrodes 3, 14 are formed of NiZAu.
- Ni is used to prevent solder erosion, and any metal other than Ni can be used as long as it is a metal that can prevent solder erosion.
- Au is used to ensure solder wettability. Any metal other than Au can be used as long as it is a metal that can ensure solder wettability.
- Sn, Pt and Cu are used to ensure solder wettability.
- FIG. 2 (a) an element 10 provided with an IDT 12, an input / output electrode 13, an annular electrode 14, and a bump 15 is provided, and as shown in FIG. 2 (b), a bonding electrode 2, an annular electrode 3 , And a package substrate 1 on which a solder sealing frame 4 is provided.
- the package substrate 1 is placed on a support table with the solder sealing frame 4 facing upward, and positioned.
- the back surface of the element 10 is sucked by a bonding tool, and the element 10 is positioned so that the annular electrode 3 of the package substrate 1 and the annular electrode 14 of the element 10 are vertically opposed.
- ultrasonic waves are applied and pressure is applied by a bonding tool to bond the bump 15 and the bonding electrode 2 of the package substrate 1.
- the bump 15 and the bump bonding electrode 2 of the cage substrate 1 are diffusion-bonded, and at the same time, the molten solder sealing frame 4 spreads over the annular electrode 14 of the element 10, and the package substrate 1 and the element 10 The space between them is hermetically sealed.
- the width cw of the band extending in the X direction of the solder sealing frame 4 and the widths aw and bw of the band extending in the X direction of the annular electrodes 3 and 14 are 0.20 mm. It is. The other
- the width cw of the band-shaped portion of the solder sealing frame 4 extending in the y-direction and the widths aw and bw of the band-shaped portions of the annular electrodes 3 and 14 extending in the y-direction are 0.18 mm.
- the expansion difference Q is larger than the expansion difference Q. That is, the solder sealing frame 4 and the annular electrode 3, 14 of width aw of the strip-shaped portions extending in the y-direction, bw and cw, the width of the strip-shaped portion extending in the X direction aw, is narrower than bw and cw x.
- the thickness ct of the solder sealing frame 4 is 0.02 mm (20 ⁇ ).
- the maximum equivalent strain amplitude generated in the solder sealing frame 4 can be set to 2.2% or less.
- the expansion difference Q is larger than the expansion difference Q. Therefore, the differential expansion
- the bending stiffness ratio R, R1S is about 0.54, and satisfies the condition of 1.2 or less. Therefore, in the electronic component device 20, the maximum equivalent strain amplitude generated in the solder sealing frame 4 can be set to 2.2% or less.
- the maximum equivalent strain amplitude generated in the solder sealing frame 4 can be set to 2.2% or less, and a thermal shock is applied during a reliability test or during use. Even when the solder sealing frame 4 is used, the distortion and the fatigue failure generated in the solder sealing frame 4 are suppressed, and the sealing portion is not broken and the sealing failure does not occur.
- the electronic component device 20 has a further improved thermal shock life and excellent reliability.
- the solder sealing frame 4 may be formed on the element 10 having the solder sealing frame 4 formed on the package substrate 1, or may be formed on both the package substrate 1 and the element 10. You may. If they are formed on both sides, the solder sealing frames are joined and sealed.
- solder sealing frame 4 it is not necessary that the entire solder sealing frame 4 be made of a base metal, and at least the surface is made of a base metal.
- a base metal bump such as an A1 bump may be used in addition to the metal bump and the solder bump.
- a surface acoustic wave element was used as element 10.
- Other elements such as a high-frequency element may be used as long as the element has a different linear expansion coefficient in the X direction and a different linear expansion coefficient in the y direction. .
- an airtight substrate such as a force glass substrate using a glass epoxy resin, a ceramic substrate made of anolemina, or a crystalline substrate may be used.
- solder sealing frame 4 may be connected to a ground side circuit pattern (not shown) formed on the knock substrate 1.
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/559,606 US7550902B2 (en) | 2003-06-03 | 2004-05-26 | Electronic component device |
JP2005506743A JP3775433B2 (ja) | 2003-06-03 | 2004-05-26 | 電子部品装置 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003158318 | 2003-06-03 | ||
JP2003-158318 | 2003-06-03 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004109796A1 true WO2004109796A1 (ja) | 2004-12-16 |
Family
ID=33508428
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2004/007175 WO2004109796A1 (ja) | 2003-06-03 | 2004-05-26 | 電子部品装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7550902B2 (ja) |
JP (1) | JP3775433B2 (ja) |
WO (1) | WO2004109796A1 (ja) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006210994A (ja) * | 2005-01-25 | 2006-08-10 | Kyocera Corp | 弾性表面波素子の実装構造、高周波モジュール並びに通信機器 |
WO2008018482A1 (fr) * | 2006-08-11 | 2008-02-14 | Sanyo Electric Co., Ltd. | Élément semi-conducteur et son procédé de fabrication |
JP2009278612A (ja) * | 2008-04-18 | 2009-11-26 | Nippon Dempa Kogyo Co Ltd | 表面実装用の水晶デバイス |
JP2010171680A (ja) * | 2009-01-22 | 2010-08-05 | Seiko Epson Corp | 弾性表面波装置およびその製造方法 |
JP2012054337A (ja) * | 2010-08-31 | 2012-03-15 | Kyocera Kinseki Corp | 電子デバイスの製造方法 |
JP2013172435A (ja) * | 2012-02-23 | 2013-09-02 | Kyocera Corp | 電子部品の製造方法及び電子部品 |
JP2018006799A (ja) * | 2016-06-27 | 2018-01-11 | 株式会社村田製作所 | 弾性波装置 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7439098B2 (en) * | 2005-09-09 | 2008-10-21 | Advanced Semiconductor Engineering, Inc. | Semiconductor package for encapsulating multiple dies and method of manufacturing the same |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0750360A (ja) * | 1993-08-03 | 1995-02-21 | Ngk Spark Plug Co Ltd | 半導体パッケージ用のセラミック製リッド基板 |
JPH09266263A (ja) * | 1996-03-27 | 1997-10-07 | Sumitomo Kinzoku Electro Device:Kk | 電子部品パッケージ封止用リッドとパッケージ |
JP2002170895A (ja) * | 2000-11-30 | 2002-06-14 | Kyocera Corp | 電子部品収納用パッケージおよびその封止方法 |
JP2002198761A (ja) * | 2000-10-18 | 2002-07-12 | Murata Mfg Co Ltd | 弾性表面波装置の製造方法及び弾性表面波装置 |
JP2003188294A (ja) * | 2001-12-21 | 2003-07-04 | Murata Mfg Co Ltd | 電子部品の製造方法 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5549013A (en) * | 1978-10-04 | 1980-04-08 | Seiko Instr & Electronics Ltd | Composite vibrator unit |
JPS5760717A (en) * | 1980-09-26 | 1982-04-12 | Seiko Instr & Electronics Ltd | Quartz oscillator unit |
JPH04293310A (ja) | 1991-03-22 | 1992-10-16 | Murata Mfg Co Ltd | 弾性表面波装置 |
US5302880A (en) * | 1992-05-20 | 1994-04-12 | Murata Manufacturing Co., Ltd. | Piezoelectric tuning fork resonator and method of manufacturing the same |
JPH11291083A (ja) * | 1998-04-14 | 1999-10-26 | Murata Mfg Co Ltd | 半田合金 |
JP4766831B2 (ja) * | 2002-11-26 | 2011-09-07 | 株式会社村田製作所 | 電子部品の製造方法 |
-
2004
- 2004-05-26 US US10/559,606 patent/US7550902B2/en not_active Expired - Fee Related
- 2004-05-26 WO PCT/JP2004/007175 patent/WO2004109796A1/ja active Application Filing
- 2004-05-26 JP JP2005506743A patent/JP3775433B2/ja not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0750360A (ja) * | 1993-08-03 | 1995-02-21 | Ngk Spark Plug Co Ltd | 半導体パッケージ用のセラミック製リッド基板 |
JPH09266263A (ja) * | 1996-03-27 | 1997-10-07 | Sumitomo Kinzoku Electro Device:Kk | 電子部品パッケージ封止用リッドとパッケージ |
JP2002198761A (ja) * | 2000-10-18 | 2002-07-12 | Murata Mfg Co Ltd | 弾性表面波装置の製造方法及び弾性表面波装置 |
JP2002170895A (ja) * | 2000-11-30 | 2002-06-14 | Kyocera Corp | 電子部品収納用パッケージおよびその封止方法 |
JP2003188294A (ja) * | 2001-12-21 | 2003-07-04 | Murata Mfg Co Ltd | 電子部品の製造方法 |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006210994A (ja) * | 2005-01-25 | 2006-08-10 | Kyocera Corp | 弾性表面波素子の実装構造、高周波モジュール並びに通信機器 |
JP4624117B2 (ja) * | 2005-01-25 | 2011-02-02 | 京セラ株式会社 | 弾性表面波素子の実装構造、高周波モジュール並びに通信機器 |
WO2008018482A1 (fr) * | 2006-08-11 | 2008-02-14 | Sanyo Electric Co., Ltd. | Élément semi-conducteur et son procédé de fabrication |
JP2008066717A (ja) * | 2006-08-11 | 2008-03-21 | Sanyo Electric Co Ltd | 半導体素子およびその製造方法 |
CN101501947B (zh) * | 2006-08-11 | 2011-04-20 | 三洋电机株式会社 | 半导体元件和其制造方法 |
JP2009278612A (ja) * | 2008-04-18 | 2009-11-26 | Nippon Dempa Kogyo Co Ltd | 表面実装用の水晶デバイス |
JP2010171680A (ja) * | 2009-01-22 | 2010-08-05 | Seiko Epson Corp | 弾性表面波装置およびその製造方法 |
JP2012054337A (ja) * | 2010-08-31 | 2012-03-15 | Kyocera Kinseki Corp | 電子デバイスの製造方法 |
JP2013172435A (ja) * | 2012-02-23 | 2013-09-02 | Kyocera Corp | 電子部品の製造方法及び電子部品 |
JP2018006799A (ja) * | 2016-06-27 | 2018-01-11 | 株式会社村田製作所 | 弾性波装置 |
Also Published As
Publication number | Publication date |
---|---|
JP3775433B2 (ja) | 2006-05-17 |
JPWO2004109796A1 (ja) | 2006-07-20 |
US7550902B2 (en) | 2009-06-23 |
US20060118928A1 (en) | 2006-06-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10250222B2 (en) | Electronic device | |
KR100654054B1 (ko) | 압전 부품 및 그 제조 방법 | |
JP4210958B2 (ja) | 圧電デバイス | |
JP4766831B2 (ja) | 電子部品の製造方法 | |
US11444596B2 (en) | Acoustic wave device | |
US7816794B2 (en) | Electronic device and method of fabricating the same | |
JP6315650B2 (ja) | 電子デバイス | |
EP1041715B1 (en) | Electronic component | |
JP2005054157A (ja) | 導電性接着剤及びそれを用いて圧電素子を実装した圧電デバイス | |
JP2013131711A (ja) | 電子部品 | |
US20180151534A1 (en) | Electronic component and method of fabricating the same | |
JP6433930B2 (ja) | 弾性波デバイス | |
JP2020145596A (ja) | 弾性波デバイス、フィルタおよびマルチプレクサ | |
JP3775433B2 (ja) | 電子部品装置 | |
JP3339450B2 (ja) | 表面波装置の製造方法 | |
JP2004129193A (ja) | 弾性表面波装置 | |
WO2018198508A1 (ja) | 弾性波装置、および、それを用いた高周波フロントエンド回路、通信装置 | |
JP2003283289A (ja) | 弾性表面波装置 | |
JP4234088B2 (ja) | 電子部品及びその製造方法 | |
WO2022181073A1 (ja) | 弾性波モジュール | |
JP2008072617A (ja) | 弾性表面波デバイスおよびその製造方法 | |
JP2004047897A (ja) | 電子部品および電子部品の製造方法 | |
JP2016181759A (ja) | 電子デバイス | |
JP2796168B2 (ja) | 半導体装置 | |
CN115800942A (zh) | 滤波装置及滤波装置的形成方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 2005506743 Country of ref document: JP |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
ENP | Entry into the national phase |
Ref document number: 2006118928 Country of ref document: US Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10559606 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 10559606 Country of ref document: US |
|
122 | Ep: pct application non-entry in european phase |