WO2002101827A2 - High performance flipchip package that incorporates heat removal with minimal thermal mismatch - Google Patents

High performance flipchip package that incorporates heat removal with minimal thermal mismatch Download PDF

Info

Publication number
WO2002101827A2
WO2002101827A2 PCT/US2002/017531 US0217531W WO02101827A2 WO 2002101827 A2 WO2002101827 A2 WO 2002101827A2 US 0217531 W US0217531 W US 0217531W WO 02101827 A2 WO02101827 A2 WO 02101827A2
Authority
WO
WIPO (PCT)
Prior art keywords
integrated circuit
circuit device
substrate
contacts
package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2002/017531
Other languages
English (en)
French (fr)
Other versions
WO2002101827A3 (en
Inventor
Abu K. Eghan
Lan H. Hoang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xilinx Inc
Original Assignee
Xilinx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xilinx Inc filed Critical Xilinx Inc
Priority to EP02737350A priority Critical patent/EP1396020A2/en
Priority to CA002448338A priority patent/CA2448338A1/en
Priority to JP2003504467A priority patent/JP2004523128A/ja
Publication of WO2002101827A2 publication Critical patent/WO2002101827A2/en
Publication of WO2002101827A3 publication Critical patent/WO2002101827A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W40/00—Arrangements for thermal protection or thermal control
    • H10W40/70—Fillings or auxiliary members in containers or in encapsulations for thermal protection or control
    • H10W40/77—Auxiliary members characterised by their shape
    • H10W40/778—Auxiliary members characterised by their shape in encapsulations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W76/00—Containers; Fillings or auxiliary members therefor; Seals
    • H10W76/10—Containers or parts thereof
    • H10W76/12—Containers or parts thereof characterised by their shape
    • H10W76/15—Containers comprising an insulating or insulated base
    • H10W76/153—Containers comprising an insulating or insulated base having interconnections in passages through the insulating or insulated base
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W76/00—Containers; Fillings or auxiliary members therefor; Seals
    • H10W76/40—Fillings or auxiliary members in containers, e.g. centering rings
    • H10W76/42—Fillings
    • H10W76/47—Solid or gel fillings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/682—Shapes or dispositions thereof comprising holes having chips therein
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H10W72/877—Bump connectors and die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/131—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed
    • H10W74/142—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed the encapsulations exposing the passive side of the semiconductor body
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/15—Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W76/00—Containers; Fillings or auxiliary members therefor; Seals
    • H10W76/60—Seals
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL

Definitions

  • the invention relates to packaging of integrated circuits, particularly to flipchip-interconnected packaging that minimizes surface mount assembly temperature variations for a wide range of die sizes.
  • Multi-layer ceramic substrates, glass-ceramic substrates, and laminated multilayer printed wiring boards (PWB) employing build-up of thin film are among some of the high performance packaging solutions commonly available today to implement flipchip interconnection. Most of these packages are used in surface mount applications . Packages with flipchip interconnections have to be able to withstand the shock of surface mount assembly temperatures, and have an acceptable board-level reliability for the flipchip joints as well as the external ball joints over the anticipated use conditions.
  • a flipchip die disposed within a package must be flipped and connected to conductors patterned on the package or substrate through conductive balls or bumps on the active side of the chip in a bump array format covering most of the die's active surface.
  • an underfill material of epoxy is typically dispensed and allowed to cure around the joints to hold the interface together.
  • the resulting assembly is commonly referred to as capless, and some end users deploy the device in this capless format.
  • various thermal enhancement schemes involving heatsinks, heat spreaders, and combination of encapsulants may be applied. The thermo-mechanical impact of some of these schemes can be challenging due to the number of materials and interfaces involved.
  • Fig. 1 depicts a cross section of a prior-art flipchip ball-grid-array package using a typical substrate 105 with external solder balls 106 for connecting to an external printed circuit board.
  • Lim et al . in U.S. Patent 6,020,221 discloses this type of structure.
  • the silicon chip or die 107 is connected to substrate 105 by solder bumps 109 formed at the active surface of die 107 before it is separated from the silicon wafer.
  • the silicon die with the bumps is put in place with the bumps 109 against array contacts 111 on the upper surface of package substrate 105, preferably by solder reflow, though other attachment methods are possible.
  • the space between the die and the substrate is usually filled with underfill material 110, for example epoxy, through capillary action.
  • the material 110 is then cured in place.
  • the underfill material is electrically insulative and can be thermally conducting if required.
  • a stiffener 103 may be located at the perimeter of substrate 105 and held in place by epoxy 104. Li et al . in U.S.
  • Patent 6,020,221 also discloses this stiffener feature.
  • the stiffener attachment may precede the die mount process.
  • a heat spreader or covering heatsink 101 made typically of metal is connected to die 107 with thermal grease 108, and connected to stiffener 103 with epoxy 102.
  • Heat enhanced structures are known.
  • Chia et al . in U.S. Patent 5,568,683 shows a heat-enhanced package.
  • Fig. 1 are the electrical connections formed within substrate 105 that connect solder bumps 109 to respective external solder balls 106.
  • An organic laminate material may be used for substrate 105.
  • other materials such as aluminum nitride, silicon carbide, glass ceramic, and polyimide, etc. may be used for substrate 105.
  • These flipchip package substrates are typically formed in several layers with conductors extending between insulating layers. Traces from the plurality of electrically conducting contact pads 111 on the top surface of the substrate route through electrical vias connecting subsequent layers until the traces end in the corresponding external ball pads 113 at the outer surface opposite the face contacting the die 107. In organic material, several of these layers are laminated together or use sequential build-up technology to form the substrate.
  • the thin ceramic layers with metal circuits on top of them are stacked up and fired at high temperatures to achieve the desired structure.
  • Fujitsu, Kyocera, NTK, 3M (Gore) , Unicap, and Ibiden are among manufacturers who offer high performance ceramic as well as laminate ball grid array packages (BGAs) .
  • Fig. 2 shows another prior art package with base substrate 105 sharing similar material characteristics with the one described in Fig.l.
  • the base substrate stiffening function is performed by a single piece heat spreader cover 201.
  • the one-piece lid serves the functions of stiffening and heatsinking at the same time .
  • a problem associated with most of these conventional high performance flipchip packaging structures is that the structure is relatively complex and can be difficult to manufacture. They encompass several different material types that are adhesively bonded to form the package. The thermal interaction between these materials as the structures are exposed to the normal fabrication process temperatures can lead to warpage, lack of planarity and contact issues. Furthermore, normal component mount reflow temperatures and subsequent temperature and power cycles experienced by such complex composite structures during use can lead to thermo-mechanical failures .
  • a packaged device brings together several materials having different coefficients of thermal expansion (CTE) . Among them is the silicon die with CTE between 2.5 and 3 ppm/°C. Substrates can vary from ceramic with CTE around 5.0 ppm/°C to glass-ceramic with CTE typically 8 to 12 ppm/°C to organic laminate with CTE over 16.0 ppm/°C.
  • Encapsulants and underfill based on thermoset epoxy can have- CTE around 12 to 18 ppm/°C below their glass transition temperature Tg and much higher numbers such as 50 to 70 ppm/°C above their Tg.
  • Heatsinks and heat spreaders are typically made with copper, having typical CTE values of 16.5 ppm/°C.
  • One of the challenges in modern electronic packaging is to select materials with closely matched CTE over the temperature of interest. This way the normal sources of temperature variations during the component manufacture, testing, reflow onto a board, and subsequent power cycles during use, will minimize CTE-stress-induced failures and thus improve reliability.
  • the structure of Fig. 1 uses the window stiffener 103 to achieve overall package stiffness.
  • the substrate 105 is likely to bend as the underfill cools after cure.
  • the cover structure 201 in Fig. 2 serves a similar stiffness function. Again, any variation in expansion differences or a failure in adhesion 104 can lead to loss of function and reliability. It is desirable to minimize the bending of the composite component structure made by die 107 and substrate 105.
  • the present invention is directed to enhancing the structure used in making these packages to make the packages simpler to put together, reduce warpage during assembly, and minimize interfacial stresses without changing base function of the high performance package.
  • the present invention provides an improved semiconductor package that minimizes the number of material types and interfaces required to implement heatsink in a thermally enhanced flipchip BGA package substrate.
  • a single structure incorporating a cavity area for the die serves as both the support substrate and stiffener.
  • the single rigid substrate with a cavity in which the die is mounted with flipchip interconnect addresses the stiffness function with a simple manufacturing step, and more importantly provides perfectly matched CTE between walls and floor of the package, so that it does not cause CTE interfacial reliability problems .
  • Having matched CTE walls and floor of the cavity package allows the use of encapsulants without worrying about in- plane and z-axis CTE differences between the periphery of the cavity floor and the edge of the inner cavity wall .
  • the connecting points to the external balls end in an array of pads in the cavity area within the boundary of the die.
  • This structural arrangement substantially eliminates interfacial stresses associated with adhesively attached stiffeners made from heterogeneous materials having different CTEs over the range of operating temperature.
  • the single unitary structure includes conductive wiring layers in which conductors are formed connecting the conductors on the silicon die to conductors such as solder balls external to the package.
  • Several optional top surfaces and encapsulants that can be used with the base are described.
  • the shape of this single unitary structure allows it to be used as a container or dam for receiving encapsulating material to provide die protection. Again, due to the homogeneous nature of the floor and the walls, this arrangement lends itself to selecting an encapsulant with the appropriate CTE.
  • the cavity wall is part of the continuous substrate, it is possible to extend some circuit function into the wall.
  • plate capacitors in the wall can serve as high frequency bypass capacitors in proximity to the die.
  • the wall of the single unitary structure may include interleaved conductive layers forming one or more chip capacitors for high frequency bypass purposes.
  • conductive and insulating materials may be formed in successive thin layers to create parallel plate capacitors with the ceramic as the dielectric. Placing a capacitor adjacent to the silicon chip provides immediate charge stability to the power and ground voltages experienced by the silicon chip, reducing ground bounce and improving high speed switching characteristics of the integrated circuit device.
  • Figs . 1 and 2 represent cross sections of prior art package structures having flat laminated substrates.
  • Figs. 3-6 represent package structures according to the invention having unitary structures comprising both the package substrate and perimeter walls and having several different arrangements for thermal enhancement.
  • Fig. 7 represents cross section detail of a package structure according to the invention illustrating how a capacitor is incorporated into the perimeter walls.
  • Fig. 3 shows one embodiment of the invention in which package 305 comprises a unitary structure having a central recessed region surrounded by perimeter walls 305a. Positioned within the central recessed region is silicon die 107 electrically connected to a plurality of contacts 111 in the central recessed region by solder bumps 109 and held in place by underfill epoxy 110. Unlike the prior art structures of Figs. 1 and 2, package 305 is not just flat but incorporates the perimeter walls 305a as a single continuous piece with a lower substrate floor region 305b. The structure itself can have similar material characteristics to those used in prior art structures.
  • a material laminate for package 305 may be procured from Kyocera, Japan as the HiTCE integrated circuit substrate with CTE of 12 ppm/°C.
  • the cavity floor interconnect metal is patterned to define an array of contact pads 111 that correspond to a similar arrangement of bumps 109 on the die 107.
  • the contact pads 111 are preferably copper that is plated with nickel and then gold before the bumps 109 are formed. Vias and traces from the contact pads 111 snake their way through metallization layers and insulating material to the external ball pads 113 for contacting the external balls 106.
  • heat spreader 101 made preferably with a thin compliant metal, is connected to silicon die 107 with thermal grease 108 and attached to the top of walls 305a of package 305 by adhesively tacking in discontinuous sections with epoxy 102 (discontinuous to allow air or trapped moisture to escape during reflow) .
  • the silicon die 107 is left exposed, but is held and protected by a thermally conductive encapsulant 411.
  • the back of the silicon die 107 is positioned flat with the top of the cavity wall 305a.
  • a lower profile thermally enhanced package results.
  • the encapsulant in this embodiment is in contact with the unitary cavity floor and dam walls, minimizing the chances for dissimilar material expansion differences and potential delamination in that vicinity.
  • Fig. 5 represents another embodiment in the use of this packaging where heat dissipation may not be the primary objective but the need to cover the silicon die and produce a low profile package may be paramount.
  • the silicon die 507 is thinned down prior to mounting so that the encapsulant can completely cover the whole die and the adjacent areas.
  • the choice of encapsulant can be tailored to the heat needs of the arrangement.
  • die 507 is recessed within package 305, and encapsulant 511 covers both the sides and the exposed surface of die 507.
  • an embedded or drop-in heat spreader 601 covers the exposed surface of die 507, mating with encapsulant 611 to protect die 507 and provide attachment for an external heatsink (not shown) if desired.
  • Fig. 7 shows a portion of package wall 305a and lower substrate area 305b in greater detail, illustrating some of the electrical connections within package 305.
  • the raised perimeter wall region 305a includes one or more chip capacitors.
  • Each capacitor is formed such that each capacitor plate 712 and 713 has a plurality of layers, and the layers of one plate alternate with layers of the other plate, separated by insulation.
  • layers 712a, 712b, and 712c of capacitor plate 712 alternate with layers 713a, 713b, and 713c of capacitor plate 713. Placing these layers close together, separated only by thin insulating layers allows the capacitance value to be large.
  • the capacitor can accommodate the high speed input/output switching that occurs on a serial input/output bus .
  • Fig. 7 also shows metallization layers 714 within lower substrate area 305b. Solder balls 106 are joined to ball pads 113, which are connected through vias 716 to conductors 715 in one of the metallization layers 714. The conductors in one metallization layer may be connected through further vias 715 to further conductors and eventually to package contact pads 111 (shown in the earlier figures) . Thus electrical connection is made between solder balls 106 external to the package and solder bumps 109 (shown in earlier figures) .

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
PCT/US2002/017531 2001-06-11 2002-05-30 High performance flipchip package that incorporates heat removal with minimal thermal mismatch Ceased WO2002101827A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP02737350A EP1396020A2 (en) 2001-06-11 2002-05-30 High performance flipchip package that incorporates heat removal with minimal thermal mismatch
CA002448338A CA2448338A1 (en) 2001-06-11 2002-05-30 High performance flipchip package that incorporates heat removal with minimal thermal mismatch
JP2003504467A JP2004523128A (ja) 2001-06-11 2002-05-30 最小限の熱の不整合で熱除去を実現する高性能フリップチップパッケージ

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/879,875 US7061102B2 (en) 2001-06-11 2001-06-11 High performance flipchip package that incorporates heat removal with minimal thermal mismatch
US09/879,875 2001-06-11

Publications (2)

Publication Number Publication Date
WO2002101827A2 true WO2002101827A2 (en) 2002-12-19
WO2002101827A3 WO2002101827A3 (en) 2003-12-04

Family

ID=25375061

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/017531 Ceased WO2002101827A2 (en) 2001-06-11 2002-05-30 High performance flipchip package that incorporates heat removal with minimal thermal mismatch

Country Status (5)

Country Link
US (1) US7061102B2 (https=)
EP (1) EP1396020A2 (https=)
JP (1) JP2004523128A (https=)
CA (1) CA2448338A1 (https=)
WO (1) WO2002101827A2 (https=)

Families Citing this family (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6882042B2 (en) 2000-12-01 2005-04-19 Broadcom Corporation Thermally and electrically enhanced ball grid array packaging
US7161239B2 (en) 2000-12-22 2007-01-09 Broadcom Corporation Ball grid array package enhanced with a thermal and electrical connector
US20020079572A1 (en) 2000-12-22 2002-06-27 Khan Reza-Ur Rahman Enhanced die-up ball grid array and method for making the same
US6906414B2 (en) 2000-12-22 2005-06-14 Broadcom Corporation Ball grid array package with patterned stiffener layer
US7132744B2 (en) 2000-12-22 2006-11-07 Broadcom Corporation Enhanced die-up ball grid array packages and method for making the same
US6853070B2 (en) 2001-02-15 2005-02-08 Broadcom Corporation Die-down ball grid array package with die-attached heat spreader and method for making the same
US7259448B2 (en) * 2001-05-07 2007-08-21 Broadcom Corporation Die-up ball grid array package with a heat spreader and method for making the same
US6879039B2 (en) * 2001-12-18 2005-04-12 Broadcom Corporation Ball grid array package substrates and method of making the same
US6853202B1 (en) * 2002-01-23 2005-02-08 Cypress Semiconductor Corporation Non-stick detection method and mechanism for array molded laminate packages
US6825108B2 (en) 2002-02-01 2004-11-30 Broadcom Corporation Ball grid array package fabrication with IC die support structures
US7550845B2 (en) 2002-02-01 2009-06-23 Broadcom Corporation Ball grid array package with separated stiffener layer
US6861750B2 (en) 2002-02-01 2005-03-01 Broadcom Corporation Ball grid array package with multiple interposers
US6876553B2 (en) 2002-03-21 2005-04-05 Broadcom Corporation Enhanced die-up ball grid array package with two substrates
US7196415B2 (en) 2002-03-22 2007-03-27 Broadcom Corporation Low voltage drop and high thermal performance ball grid array package
WO2004070790A2 (en) * 2003-02-03 2004-08-19 United Test And Assembly Center Ltd. Molded high density electronic packaging structure for high performance applications
US7262077B2 (en) * 2003-09-30 2007-08-28 Intel Corporation Capillary underfill and mold encapsulation method and apparatus
US7303941B1 (en) * 2004-03-12 2007-12-04 Cisco Technology, Inc. Methods and apparatus for providing a power signal to an area array package
US7208342B2 (en) * 2004-05-27 2007-04-24 Intel Corporation Package warpage control
US7411281B2 (en) 2004-06-21 2008-08-12 Broadcom Corporation Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same
US7432586B2 (en) 2004-06-21 2008-10-07 Broadcom Corporation Apparatus and method for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages
US7482686B2 (en) 2004-06-21 2009-01-27 Braodcom Corporation Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same
US7501702B2 (en) * 2004-06-24 2009-03-10 Fairchild Semiconductor Corporation Integrated transistor module and method of fabricating same
US7786591B2 (en) 2004-09-29 2010-08-31 Broadcom Corporation Die down ball grid array package
US7939934B2 (en) * 2005-03-16 2011-05-10 Tessera, Inc. Microelectronic packages and methods therefor
US7102377B1 (en) * 2005-06-23 2006-09-05 International Business Machines Corporation Packaging reliability superchips
CN100444357C (zh) * 2005-07-18 2008-12-17 台达电子工业股份有限公司 芯片封装结构
US7582951B2 (en) * 2005-10-20 2009-09-01 Broadcom Corporation Methods and apparatus for improved thermal performance and electromagnetic interference (EMI) shielding in leadframe integrated circuit (IC) packages
US20070108595A1 (en) * 2005-11-16 2007-05-17 Ati Technologies Inc. Semiconductor device with integrated heat spreader
US7714453B2 (en) * 2006-05-12 2010-05-11 Broadcom Corporation Interconnect structure and formation for package stacking of molded plastic area array package
US8183680B2 (en) 2006-05-16 2012-05-22 Broadcom Corporation No-lead IC packages having integrated heat spreader for electromagnetic interference (EMI) shielding and thermal enhancement
US7808087B2 (en) 2006-06-01 2010-10-05 Broadcom Corporation Leadframe IC packages having top and bottom integrated heat spreaders
US8581381B2 (en) 2006-06-20 2013-11-12 Broadcom Corporation Integrated circuit (IC) package stacking and IC packages formed by same
JP5107539B2 (ja) * 2006-08-03 2012-12-26 新光電気工業株式会社 半導体装置および半導体装置の製造方法
WO2008097997A1 (en) 2007-02-06 2008-08-14 Rambus Inc. Semiconductor module with micro-buffers
US8183687B2 (en) * 2007-02-16 2012-05-22 Broadcom Corporation Interposer for die stacking in semiconductor packages and the method of making the same
US7872335B2 (en) * 2007-06-08 2011-01-18 Broadcom Corporation Lead frame-BGA package with enhanced thermal performance and I/O counts
US7795724B2 (en) * 2007-08-30 2010-09-14 International Business Machines Corporation Sandwiched organic LGA structure
US20090218703A1 (en) * 2008-02-29 2009-09-03 Soo Gil Park Lamination Tape for Reducing Chip Warpage and Semiconductor Device Containing Such Tape
US20100014251A1 (en) * 2008-07-15 2010-01-21 Advanced Micro Devices, Inc. Multidimensional Thermal Management Device for an Integrated Circuit Chip
CN104392968B (zh) * 2008-11-21 2018-05-18 先进封装技术私人有限公司 半导体基板
JP2011049311A (ja) * 2009-08-26 2011-03-10 Shinko Electric Ind Co Ltd 半導体パッケージ及び製造方法
US8338943B2 (en) * 2010-08-31 2012-12-25 Stmicroelectronics Asia Pacific Pte Ltd. Semiconductor package with thermal heat spreader
WO2012040063A1 (en) * 2010-09-23 2012-03-29 Qualcomm Mems Technologies, Inc. Integrated passives and power amplifier
US20120188721A1 (en) * 2011-01-21 2012-07-26 Nxp B.V. Non-metal stiffener ring for fcbga
US20130308274A1 (en) * 2012-05-21 2013-11-21 Triquint Semiconductor, Inc. Thermal spreader having graduated thermal expansion parameters
US10115671B2 (en) 2012-08-03 2018-10-30 Snaptrack, Inc. Incorporation of passives and fine pitch through via for package on package
US9293426B2 (en) 2012-09-28 2016-03-22 Intel Corporation Land side and die side cavities to reduce package Z-height
US20150262902A1 (en) 2014-03-12 2015-09-17 Invensas Corporation Integrated circuits protected by substrates with cavities, and methods of manufacture
US9355997B2 (en) 2014-03-12 2016-05-31 Invensas Corporation Integrated circuit assemblies with reinforcement frames, and methods of manufacture
US9165793B1 (en) 2014-05-02 2015-10-20 Invensas Corporation Making electrical components in handle wafers of integrated circuit packages
US9741649B2 (en) 2014-06-04 2017-08-22 Invensas Corporation Integrated interposer solutions for 2D and 3D IC packaging
US9412806B2 (en) 2014-06-13 2016-08-09 Invensas Corporation Making multilayer 3D capacitors using arrays of upstanding rods or ridges
US9252127B1 (en) 2014-07-10 2016-02-02 Invensas Corporation Microelectronic assemblies with integrated circuits and interposers with cavities, and methods of manufacture
WO2016089831A1 (en) 2014-12-02 2016-06-09 Invensas Corporation Interposers with circuit modules encapsulated by moldable material in a cavity, and methods of fabrication
US9460980B2 (en) 2015-02-18 2016-10-04 Qualcomm Incorporated Systems, apparatus, and methods for heat dissipation
US9478504B1 (en) 2015-06-19 2016-10-25 Invensas Corporation Microelectronic assemblies with cavities, and methods of fabrication
US10224269B2 (en) * 2015-12-17 2019-03-05 International Business Machines Corporation Element place on laminates
JP2017113077A (ja) * 2015-12-21 2017-06-29 ソニー・オリンパスメディカルソリューションズ株式会社 内視鏡装置
US20170287838A1 (en) 2016-04-02 2017-10-05 Intel Corporation Electrical interconnect bridge
WO2018004686A1 (en) * 2016-07-01 2018-01-04 Intel Corporation Device, method and system for providing recessed interconnect structures of a substrate
US11289412B2 (en) 2019-03-13 2022-03-29 Texas Instruments Incorporated Package substrate with partially recessed capacitor
CN110211884A (zh) * 2019-05-25 2019-09-06 西南电子技术研究所（中国电子科技集团公司第十研究所） 高密度三维叠层自对准集成封装方法
US11152315B2 (en) * 2019-10-15 2021-10-19 Advanced Semiconductor Engineering, Inc. Electronic device package and method for manufacturing the same
CN111341753A (zh) * 2020-02-26 2020-06-26 通富微电子股份有限公司 一种埋入式封装器件
KR102875868B1 (ko) 2020-09-03 2025-10-23 삼성전자주식회사 반도체 패키지
US12604732B2 (en) * 2021-02-26 2026-04-14 Infineon Technologies Austria Ag Power electronics carrier
CN115425938A (zh) * 2022-09-28 2022-12-02 天通瑞宏科技有限公司 高可靠性csp封装方法和声表面波滤波器

Family Cites Families (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5954249A (ja) * 1982-09-22 1984-03-29 Fujitsu Ltd 半導体装置
JPH01251645A (ja) * 1988-03-31 1989-10-06 Nec Corp 半導体装置のパッケージ
EP0359513A3 (en) 1988-09-14 1990-12-19 Hitachi, Ltd. Semiconductor chip carrier and method of making it
US5299730A (en) 1989-08-28 1994-04-05 Lsi Logic Corporation Method and apparatus for isolation of flux materials in flip-chip manufacturing
US5399898A (en) 1992-07-17 1995-03-21 Lsi Logic Corporation Multi-chip semiconductor arrangements using flip chip dies
JPH07109867B2 (ja) * 1991-04-15 1995-11-22 インターナショナル・ビジネス・マシーンズ・コーポレイション 半導体チツプの冷却構造
DE69318879T2 (de) * 1992-04-03 1998-10-08 Matsushita Electric Ind Co Ltd Keramisches Mehrschicht-Substrat für hohe Frequenzen
JPH05315480A (ja) * 1992-05-11 1993-11-26 Oki Electric Ind Co Ltd 放熱器
US5353193A (en) 1993-02-26 1994-10-04 Lsi Logic Corporation High power dissipating packages with matched heatspreader heatsink assemblies
JPH06275739A (ja) * 1993-03-23 1994-09-30 Sony Corp セラミック製アダプター及びセラミックパッケージ
US5541449A (en) * 1994-03-11 1996-07-30 The Panda Project Semiconductor chip carrier affording a high-density external interface
JPH0831966A (ja) * 1994-07-15 1996-02-02 Hitachi Ltd 半導体集積回路装置
US5608261A (en) * 1994-12-28 1997-03-04 Intel Corporation High performance and high capacitance package with improved thermal dissipation
JP3210835B2 (ja) 1995-06-07 2001-09-25 京セラ株式会社 半導体素子収納用パッケージ
FR2735648B1 (fr) * 1995-06-13 1997-07-11 Bull Sa Procede de refroidissement d'un circuit integre monte dans un boitier
US5637920A (en) 1995-10-04 1997-06-10 Lsi Logic Corporation High contact density ball grid array package for flip-chips
US5674785A (en) * 1995-11-27 1997-10-07 Micron Technology, Inc. Method of producing a single piece package for semiconductor die
US5723369A (en) * 1996-03-14 1998-03-03 Lsi Logic Corporation Method of flip chip assembly
US5700723A (en) 1996-05-15 1997-12-23 Lsi Logic Corporation Method of packaging an integrated circuit
JP2755252B2 (ja) 1996-05-30 1998-05-20 日本電気株式会社 半導体装置用パッケージ及び半導体装置
US5726079A (en) 1996-06-19 1998-03-10 International Business Machines Corporation Thermally enhanced flip chip package and method of forming
JP3305574B2 (ja) * 1996-06-24 2002-07-22 京セラ株式会社 配線基板
JP2828053B2 (ja) 1996-08-15 1998-11-25 日本電気株式会社 半導体装置
JP2828055B2 (ja) * 1996-08-19 1998-11-25 日本電気株式会社 フリップチップの製造方法
JP3420450B2 (ja) * 1996-11-29 2003-06-23 京セラ株式会社 半導体素子収納用パッケージ
US6020221A (en) * 1996-12-12 2000-02-01 Lsi Logic Corporation Process for manufacturing a semiconductor device having a stiffener member
US5900675A (en) 1997-04-21 1999-05-04 International Business Machines Corporation Organic controlled collapse chip connector (C4) ball grid array (BGA) chip carrier with dual thermal expansion rates
US6020637A (en) 1997-05-07 2000-02-01 Signetics Kp Co., Ltd. Ball grid array semiconductor package
JP3816636B2 (ja) 1997-07-07 2006-08-30 ローム株式会社 Ｂｇａ型半導体装置
US6272020B1 (en) * 1997-10-16 2001-08-07 Hitachi, Ltd. Structure for mounting a semiconductor device and a capacitor device on a substrate
JPH11121667A (ja) * 1997-10-20 1999-04-30 Fujitsu Ltd ヒートパイプ式冷却装置
US6201301B1 (en) * 1998-01-21 2001-03-13 Lsi Logic Corporation Low cost thermally enhanced flip chip BGA
US5939782A (en) * 1998-03-03 1999-08-17 Sun Microsystems, Inc. Package construction for integrated circuit chip with bypass capacitor
US6154370A (en) 1998-07-21 2000-11-28 Lucent Technologies Inc. Recessed flip-chip package
US6133634A (en) 1998-08-05 2000-10-17 Fairchild Semiconductor Corporation High performance flip chip package
US6084297A (en) 1998-09-03 2000-07-04 Micron Technology, Inc. Cavity ball grid array apparatus
JP3830296B2 (ja) * 1999-02-01 2006-10-04 京セラ株式会社 高熱膨張ガラスセラミック焼結体の製造方法
JP2001156197A (ja) * 1999-11-30 2001-06-08 Nec Kansai Ltd 絶縁パッケージおよび電子素子封止構体
JP3407694B2 (ja) 1999-06-17 2003-05-19 株式会社村田製作所 高周波多層回路部品
JP2001044243A (ja) 1999-07-29 2001-02-16 Tdk Corp フリップチップ実装構造
US6171988B1 (en) * 1999-07-30 2001-01-09 International Business Machines Corporation Low loss glass ceramic composition with modifiable dielectric constant
US6368514B1 (en) * 1999-09-01 2002-04-09 Luminous Intent, Inc. Method and apparatus for batch processed capacitors using masking techniques
JP2001144215A (ja) * 1999-11-17 2001-05-25 Nippon Avionics Co Ltd フリップチップ実装体

Also Published As

Publication number Publication date
US7061102B2 (en) 2006-06-13
EP1396020A2 (en) 2004-03-10
CA2448338A1 (en) 2002-12-19
WO2002101827A3 (en) 2003-12-04
JP2004523128A (ja) 2004-07-29
US20020185717A1 (en) 2002-12-12

Similar Documents

Publication Publication Date Title
US7061102B2 (en) High performance flipchip package that incorporates heat removal with minimal thermal mismatch
US6756685B2 (en) Semiconductor device
US6229216B1 (en) Silicon interposer and multi-chip-module (MCM) with through substrate vias
US5521435A (en) Semiconductor device and a fabrication process thereof
JP3239909B2 (ja) 積層可能な三次元マルチチップ半導体デバイスとその製法
KR100269528B1 (ko) 고성능 멀티 칩 모듈 패키지
US7034401B2 (en) Packaging substrates for integrated circuits and soldering methods
KR100276054B1 (ko) 집적회로칩패키지
US6639324B1 (en) Flip chip package module and method of forming the same
US20050230797A1 (en) Chip packaging structure
US20050212127A1 (en) Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities
US20020044423A1 (en) Method and apparatus for mounting and packaging electronic components
WO1997008748A1 (fr) Boitier de la taille d'une puce, son procede de fabrication et boitier de second niveau
US8957516B2 (en) Low cost and high performance flip chip package
CN217387150U (zh) 半导体封装结构
US20250316543A1 (en) Semiconductor package
JPH09232376A (ja) 突起電極を用いた表面実装構造及び中間基板
US20040089930A1 (en) Simplified stacked chip assemblies
US20250006685A1 (en) Semiconductor packages with multiple types of conductive components
CN100505227C (zh) 半导体封装直接电性连接的基板结构
US20060043602A1 (en) Flip chip ball grid array package with constraint plate
KR20240170088A (ko) 파워 모듈 구조 및 제조 방법
CN100561725C (zh) 半导体芯片的直接电性连接倒装芯片封装结构
KR20240138923A (ko) 반도체 패키지
KR20240165628A (ko) 반도체 패키지

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CA JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2002737350

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2448338

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 2003504467

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 2002737350

Country of ref document: EP