US20050212127A1 - Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities - Google Patents
Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities Download PDFInfo
- Publication number
- US20050212127A1 US20050212127A1 US11/136,799 US13679905A US2005212127A1 US 20050212127 A1 US20050212127 A1 US 20050212127A1 US 13679905 A US13679905 A US 13679905A US 2005212127 A1 US2005212127 A1 US 2005212127A1
- Authority
- US
- United States
- Prior art keywords
- contact pads
- substrate
- interposer
- dielectric
- conductive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/147—Semiconductor insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10122—Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/10125—Reinforcing structures
- H01L2224/10126—Bump collar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Definitions
- the present invention relates to attachment of integrated circuits to other integrated circuits and/or intermediate substrates.
- Integrated circuit dies can be attached to a lead frame and then packaged in a ceramic or plastic carrier.
- the leads of the lead frame can then be soldered to a printed circuit board (PCB).
- PCB printed circuit board
- the chip can be soldered directly to the PCB (“flip chip” packaging).
- the flip chip packaging reduces the package size and shortens the electrical connections between the die and the PCB, but the flip chip packaging is vulnerable to solder failures caused by thermal expansion and contraction. The solder failures are due to the differences in the coefficient of thermal expansion (CTE) between the die and the PCB.
- CTE coefficient of thermal expansion
- the CTE mismatch has been addressed by providing an intermediate substrate between the die and the PCB, with an intermediate CTE.
- die IC
- BGA substrate intermediate substrate 110
- BGA substrate 110 soldered to PCB 130 (with solder 134 ).
- BGA substrate 110 provides interconnect lines (not shown) between die 124 and PCB 130 .
- a silicon die 124 may have a CTE of about 2.7 ppm/° C.
- a PCB made of FR4 can have a CTE of about 20 ppm/° C.
- a BGA substrate made from BT bis-maleimide triazine
- a BGA substrate made from ceramic has a CTE of about 9 ppm/° C.
- the intermediate substrate 110 may allow a smaller die size by allowing the die 124 to have smaller contact pads with a reduced pitch.
- the minimum size and pitch of the die's contact pads is limited by the size and pitch of the contact pads on the substrate to which the die is attached. For example, if the die is flip-chip bonded to a BT substrate, the size and pitch of the die's contact pads can be smaller than if the die is attached to an FR4 substrate (PCB).
- PCB FR4 substrate
- Intermediate substrate 110 may also reduce the PCB area taken by the die because the intermediate substrate may redistribute the die's contact pads.
- the position of the die's contact pads is restricted by the die's circuitry.
- the BGA substrate's contact pads that are bonded to the PCB are not restricted by the die's circuitry.
- the die may have contact pads only on the periphery, but the BGA substrate's contact pads attached to the PCB may be evenly distributed over the BGA area.
- the dies can be interconnected by interconnects in the intermediate substrate without using the PCB routing resources. This leads not only to saving the PCB area but also to shorter interconnections between the dies and hence to a better electrical performance (higher speed and lower power consumption, inductance and capacitance).
- FIG. 2 illustrates another package with two intermediate substrates 110 , 120 between dies (ICs) 124 and PCB 130 .
- Intermediate substrate 110 is a BT substrate, soldered to the underlying PCB 130 with solder balls 134 .
- Intermediate substrate 120 is a silicon interposer attached to the top surface of BT substrate 110 by an adhesive (not shown).
- Silicon interposer 120 includes metal layers 136 formed over silicon substrate 140 and separated by dielectric layers 144 . Dies 124 are attached to interposer 120 with their contact pads facing up. The dies' contact pads are wire bonded to contact pads 136 C. 1 provided by metal layers 136 . The wire bonding is done with bond wires 150 .
- Contact pads 136 C. 2 on top of the interposer are wire bonded to contact pads 360 on top of BT substrate 110 using bond wires 160 .
- Interconnect lines made from layers 136 connect the contact pads 136 C. 1 to the contact pads 136 C. 2 .
- Metal layers 136 provide interconnects between the dies 124 .
- the interconnects can be manufactured on silicon interposer 120 with a higher density and higher electrical performance than on BT substrate 110 . There is no CTE mismatch between silicon substrate 120 and silicon dies 124 .
- the attachment should be mechanically strong.
- the attachment methods should minimize any breakage of the interposer 120 , especially if the interposer is thin.
- a packaging substrate which, like the packaging substrate of FIG. 2 , includes a silicon interposer and a BT substrate.
- the silicon interposer has contact pads both on the top and the bottom, and has through-silicon vias made in the silicon substrate of the interposer. Conductive paths going through the through-silicon vias connect the contact pads on the top of the interposer to the contact pads on the bottom.
- the contact pads protrude on the bottom surface of the interposer.
- the protruding contact pads are inserted into vias formed in the top surface of the BT substrate.
- the vias facilitate the interposer handling, especially if the interposer is thin.
- the vias also increase the mechanical strength and thermal-stress reliability of the structure.
- Silicon interposers with through-silicon vias have been described in U.S. Pat. No. 6,322,903, incorporated herein by reference, but not in a packaging substrate having two or more intermediate substrates as in some embodiments of the present invention.
- the packaging substrates according to some embodiments of the present invention provide a manufacturing challenge if the silicon interposer is thin. Thin interposers are desirable because to reduce the package size and improve the electrical characteristics (by shortening the conductive paths through the interposer). Also, in some embodiments, it is easier to manufacture the through-silicon vias if the interposer is thin. However, thin interposers are fragile, can be warped, and their heat dissipation capabilities are poor, so the interposer handling is complicated. In U.S. Pat. No.
- the interposer is thinned only after attachment to a die.
- the interposer may have to be thinned to its final thickness before the die attachment.
- the interposer is thinned before attachment to the BT substrate.
- the semiconductor substrate of the interposer can be quite thin, e.g. 100 ⁇ m or thinner.
- the semiconductor substrate and the interposer may have substantially planar top and bottom surfaces, as opposed to interposers with cavities large enough to contain a die, with the cavities' sidewalls being thicker than the rest of the interposer to increase the interposer's mechanical strength (see U.S. patent application Ser. No. 09/952,263 filed Sep. 13, 2001 by Halahan et al., incorporated herein by reference).
- substantially planar indicates that any non-planarity of the semiconductor substrate or the interposer is so minor as to have no significant effect on the mechanical strength of the structure.
- Some aspects of the present invention relate to a manufacturing process, and to a BT substrate, that simplifies the handling of thin silicon interposers.
- the via structures can also be used to attach the integrated circuits to each other and to packaging substrates.
- an integrated circuit die has contact pads protruding on its bottom surface. These contact pads can be inserted into vias formed in the top surface of an interposer or another die to increase the strength of the structure.
- the invention is not limited to the embodiments discussed in this section.
- the invention is not limited to thin interposers, and further is applicable to non-silicon semiconductor interposers attached to non-BT intermediate substrates.
- Other features and advantages of the invention are described below. The invention is defined by the appended claims.
- FIGS. 1 and 2 show vertical cross sections of integrated circuit packaging structures according to prior art.
- FIGS. 3-13 show vertical cross sections of integrated circuit packaging structures according to some embodiments of the present invention.
- FIG. 14 is a flowchart of an integrated circuit packaging process according to one embodiment of the present invention.
- FIG. 15 shows a vertical cross section of an integrated circuit packaging structure according to one embodiment of the present invention.
- FIG. 3 illustrates an integrated circuit packaging substrate 310 having two intermediate integrated circuit packaging substrates 110 , 120 .
- Substrate 120 is a silicon interposer attached to BT substrate 110 . Dies 124 and PCB 130 will be attached later.
- Silicon interposer 120 includes metal layers 136 formed over silicon substrate 140 .
- Substrate 140 has substantially planar top and bottom surfaces, and is quite thin. In some embodiments, the planarity of substrate 140 is suitable for fine geometry photolithography (finer than possible with BT and FR4 substrates).
- the thickness of substrate 140 can be 100 ⁇ m or less (50 ⁇ m to 35 ⁇ m thickness values believed to be achievable, and smaller values may be possible).
- Layers 136 provide interconnect lines and may also provide power and ground planes, resistors, inductors, capacitor plates for decoupling capacitors and other capacitor types, and possibly other elements, known or to be invented. Layers 136 can be separated from each other, and from the substrate, by dielectric layers 144 .
- Layers 136 contact each other and the silicon substrate through openings in the dielectric layers. Layers 136 can also be formed directly on the silicon substrate if desired. Layers 136 provide contact pads 136 C at the top surface of the interposer. The contact pads are available for flip-chip attachment to dies 124 .
- Silicon substrate 140 includes metalized through-silicon vias 330 that pass between the top and bottom surfaces of substrate 140 . Conductive paths are provided from contact pads 136 C at the top of the interposer to contact pads 340 at the bottom of the interposer through the vias 330 . Contact pads 340 are attached to contact pads 350 at the top surface of BT substrate 110 .
- Interconnects (not shown) in BT substrate 110 connect the contact pads 350 to contact pads 360 at the bottom surface of substrate 110 .
- Solder balls 134 are formed on pads 360 by conventional techniques for attachment to PCB 130 .
- the size and spacing (pitch) of contact pads 136 C on interposer 120 matches the size and the pitch of the contact pads on dies 124 . If dies 124 are silicon integrated circuits, their CTE matches the CTE of the interposer, so the pitch of contact pads 136 C can be small because the low thermal stresses at the interface between the dies and the interposer make it unnecessary to use large solder balls 370 .
- the contact pads 340 on the bottom of the interposer match the top contact pads 350 of BT substrate 110 . For some fabrication technologies, the minimum dimensions are as shown in the following table. The dimensions can typically be reduced if more expensive technologies are used.
- the metal contact pads 340 are formed to protrude out of vias 330 .
- the protruding contact pads 340 are inserted into cavities in BT substrate 110 , as explained in more detail below.
- the invention is not limited to the protruding contact pads or the cavities however.
- Silicon interposer 120 can be manufactured using conventional techniques. See e.g. the aforementioned U.S. Pat. No. 6,322,903. Other techniques are described in U.S. patent application Ser. No. 10/410,929 filed on Apr. 9, 2003 by P. Halahan et al., entitled “Electroplating and electroless plating of conductive materials into openings, and structures obtained thereby”, incorporated herein by reference. Still other techniques can possible be used, whether known or to be invented.
- DRIE deep reactive ion etching
- the via diameter Dv is 25 ⁇ m to 100 ⁇ m.
- Silicon dioxide layer 410 is thermally grown on the wafer to a thickness of about 1 ⁇ m. A larger thickness can also be used to reduce the capacitance between substrate 140 and the metal features that will be fabricated in vias 330 .
- Barrier layer 420 of titanium-tungsten (TiW) is sputtered on oxide 410 to a thickness of 0.2 ⁇ m.
- a seed copper (Cu) layer 430 . 1 is sputtered on the wafer to a thickness sufficient to ensure a continuous copper coverage in the via. Thicknesses of 0.5 ⁇ m to 2 ⁇ m are believed to be adequate, depending on the sputter technology.
- a dry photoresist film 440 is deposited on the wafer and patterned to expose the vias 330 .
- gold (Au) layer 444 and nickel (Ni) layer 448 are electroplated, in that order, to an exemplary thickness of 0.2 ⁇ m and 1.0 ⁇ m respectively.
- Copper 430 . 2 is electroplated on nickel 448 to fill the vias 330 and possibly protrude out of the vias.
- the cathode terminal (not shown) of the power source is placed at the periphery of wafer 140 in physical contact with seed layer 430 . 1 .
- nickel (Ni) layer 450 is electroplated on the top surface of copper layer 430 . 2 to an exemplary thickness of 0.5 ⁇ m.
- Resist 440 is removed ( FIG. 5 ).
- a wet copper etch removes the exposed portions of seed copper 430 . 1 , with nickel 450 acting as a mask.
- Nickel 450 protects copper 430 . 2 in vias 330 .
- Copper 430 . 2 , 430 . 1 can be etched laterally during the wet etch, but the lateral etch does not remove the copper over the vias 330 because the copper extends laterally beyond the via edges.
- the copper etch may reduced the thickness of copper 430 . 2 , but this is acceptable if the copper protrusions above the vias are sufficiently thick. In either case, it is desirable for the top surface of copper 430 . 2 to be at or above the top surface of oxide 410 after the copper etch.
- a CMP step (chemical mechanical polishing) is performed to remove copper 430 . 2 , nickel 448 , gold 444 , and TiW 420 off the top surface of substrate 140 ( FIG. 6 ).
- the CMP stops on oxide 410 .
- the structure has a planar top surface.
- the wet etch of copper 430 . 1 is omitted, and copper 430 . 1 is removed by the CMP step.
- the separate wet etch of copper 430 . 1 may be desirable however because it may shorten the more expensive CMP step, thus reducing the total manufacturing cost.
- Oxide 410 can be patterned if desired.
- Metal layers 136 ( FIG. 7 ) and dielectric layers 144 are deposited on the interposer wafer and patterned to provide interconnects and, possibly, other elements as described above.
- metal 136 is copper and dielectric 144 is polyimide, but other materials can also be used.
- Some or all of dielectric layers 144 can be silicon dioxide, photosensitive benzocyclobutene (BCB), polybenzoxazole (PBO), or other materials.
- a high dielectric constant material such as Ta 2 O 5
- Aluminum, conductive polysilicon, and other materials can be used as layers 136 .
- Solder wettable materials e.g. Ni or Au
- the interposer wafer is thinned from the bottom to expose the gold 444 . See FIG. 8 .
- the exposed metal provides the contact pads 340 ( FIG. 3 ) that will be soldered to BT substrate 110 .
- the wafer thinning can be performed with any of the techniques described in the aforementioned U.S. Pat. No. 6,322,903 and U.S. patent application Ser. No. 10/410,929. See also U.S. Pat. No. 6,498,381 issued on Dec. 24, 2002 to Halahan et al. and incorporated herein by reference.
- the wafer thinning includes a CF 4 plasma etch at atmospheric pressure.
- the plasma etch exposes the oxide 410 and then etches the silicon 140 , oxide 410 and TiW 420 selectively to copper 430 . 1 . (Copper 430 . 1 is etched later as explained below.)
- the plasma etch etches silicon 140 faster than oxide 410 , so the oxide protrudes out of the silicon on the bottom surface of the wafer after the etch.
- the final thickness “Tsif” (marked in FIG. 8 ) of silicon substrate 140 is 100 ⁇ m, and it can be smaller (e.g. 35 ⁇ m).
- Oxide 410 and TiW 420 form 5 ⁇ m protrusions around the copper 430 . 1 below the silicon surface.
- the plasma etch forms copper oxide (not shown) on the exposed portions of copper 430 . 1 .
- the copper oxide and the copper 430 . 1 are etched by a wet etch to expose gold 444 .
- the gold provides a solderable oxide-free surface.
- Nickel 448 will prevent copper diffusion from layer 430 . 2 into the solder.
- the copper diffusion may be undesirable because it increases the solder melting temperature.
- the copper diffusion is desirable to achieve a certain solder hierarchy (the hierarchy of the melting temperatures of different solders) as explained below.
- the etch of copper 430 . 1 can be omitted.
- gold 444 can be omitted.
- the etch of copper 430 . 1 will then expose nickel 448 .
- the copper 430 . 1 is not etched away.
- the copper oxide (not shown) on copper 430 . 1 can be removed by a wet etch.
- the copper oxide can also be removed by a solder flux during soldering of the interposer wafer to BT substrate 110 (the soldering operation is described below).
- Layers 444 , 448 can be omitted.
- Metal contact pads 340 are metal protrusions formed by the metal layers 430 . 2 , 448 , 444 , 430 . 1 , 420 below the bottom surface of silicon 140 .
- the height Hd of metal contact pads 340 is 50 ⁇ m.
- a dielectric layer (not shown) can optionally be formed on the bottom surface of the interposer to cover the silicon 140 but not the metal contact pads 340 .
- the dielectric can be formed without photolithography. See the aforementioned U.S. Pat. Nos. 6,322,903 and 6,498,381 and U.S. patent application Ser. No. 10/410,929.
- the interposer wafer can be diced if desired.
- the dicing can be performed at the same time as the interposer wafer thinning if vias were formed along the dicing lines (scribe lines) simultaneously with vias 330 at the stage of FIG. 4 .
- U.S. Pat. No. 6,498,074 issued Dec. 24, 2002 to Siniaguine et al. entitled “THINNING AND DICING OF SEMICONDUCTOR WAFERS . . . ”, incorporated herein by reference.
- the interposer wafer is not diced. ICs 124 will be attached to the wafer.
- metal 430 . 2 does not fill the through-silicon vias.
- Metal 430 . 2 is a thin film deposited over the via sidewalls, and it can be part of a layer 136 . See the aforementioned U.S. Pat. No. 6,498,381. Also, in some embodiments the contact pads 340 do not protrude out of the bottom surface of the interposer.
- Interposer 120 (diced or undiced) can be attached to a conventional BT substrate 110 with solder, conductive epoxy, anisotropic adhesive, thermocompression, or possibly by other techniques, known or to be invented. In some embodiments, however, specially processed BT substrates are used to minimize the interposer handling.
- the interposer handling should preferably be minimized if the interposer is thin.
- the interposer's silicon substrate 140 can be 100 ⁇ m or thinner, the interposer can be fragile, and its heat dissipation capability can be low. Also, the interposer can be warped. Further, some conventional soldering techniques, e.g.
- the techniques that involve electroplating of solder and under-ball metallurgy layers on contact pads 340 may require photolithography on the bottom surface of the interposer.
- the use of photolithography is undesirable because of possible wafer damage and mask misalignment.
- the use of a conventional BT substrate can also be difficult due to a possibly non-uniform height of protruding contact pads 340 . Those contact pads 340 that have a smaller height may be unable to reach the BT substrate contact pads 350 ( FIG. 3 ). Therefore, a specially processed BT substrate 110 is used in some embodiments, as shown in FIGS. 9 and 10 .
- BT substrate 110 of FIGS. 9 and 10 is formed from one or more BT layers laminated in a conventional manner. Three layers 110 . 1 , 110 . 2 , 110 . 3 are shown, but any number of layers can be present.
- Thin film metal layers 910 e.g. copper
- Layers 910 are interconnected through vias in the BT layers 110 .i (i.e. 110 . 1 , 110 . 2 , 110 . 3 ) using known techniques to provide conductive paths between contact pads 350 and contact pads 360 .
- the bottom metal layer 910 provides contact pads 360 ( FIG. 3 ) at the bottom surface of BT substrate 110 .
- the difference between the BT substrate 110 of FIG. 9 and a conventional BT substrate is that the top contact pads 350 , and the top metal layer 910 , are formed below the top BT layer 110 . 3 .
- the top contact pads 350 and the top metal 910 are formed on BT layer 110 . 2 .
- Layer 110 . 3 has vias 920 exposing the contact pads 350 . Vias 920 form cavities in the top surface of BT substrate 110 . Silicon interposer contact pads 340 will be inserted into these cavities to form a reliable mechanical and electrical contact.
- Dc can be calculated starting with the diameter Dv ( FIG. 4 ) of via 330 , by subtracting double the thickness of the layers 410 , 420 , 430 . 1 , 444 , 448 .
- the depth Hcav of each cavity 920 (about equal to the thickness of layer 110 . 3 ) is 50 ⁇ m for a 50 ⁇ m height Hd of contact pads 340 (Hcav is measured to the top surface of contact pads 350 ).
- Cavities 920 are filled with solder paste 930 .
- the solder paste is deposited to cover the BT substrate, and then is wiped off by a squeegee blade to force the solder into cavities 920 and remove it from the top surface of BT layer 110 . 3 .
- the solder is chosen to have a high melting temperature to provide a desired solder hierarchy for subsequent solder attachment of dies 124 and PCB 130 .
- the solder paste is a no-clean type NC253 available from AIM of Montreal, Canada. This paste incorporates solder flux but there is no need to clean the flux after the solder reflow.
- No-flow underfill 940 (dielectric) is dispensed on BT substrate 110 at the future site of interposer 120 .
- the underfill is type STAYCHIPTM 2078E available from Cookson Electronics, a company having an office in Georgia, the United States of America. This underfill performs both the underfill function and the solder flux function.
- the underfill can be dispensed with a dispensing system of type CAMELOT/SPEEDLINE 1818 available from Cookson Electronics.
- Interposer wafer 120 is placed on BT substrate 110 ( FIG. 10 ).
- Protruding contact pads 340 enter the cavities 920 and contact the solder 930 but do not necessarily reach the metal 910 of contact pads 350 .
- a uniform height of contact pads 340 is not required for a good electrical contact.
- Underfill 940 spreads out under the interposer. In the embodiment shown, the bottom surface of silicon 140 does not reach the BT substrate. Underfill 940 helps insulate the silicon from solder 930 . Therefore, it is unnecessary to form a dielectric layer on the bottom silicon surface.
- the interposer placement can be performed with a placement tool of type SIPLACE F4 available from Siemens corporation of Germany.
- the placement tool picks up the interposer from the top by a vacuum holder 1010 schematically shown in FIG. 10 .
- the vacuum pick-up flattens the interposer if the interposer is warped.
- Dielectric 144 protects the interposer from being damaged by the holder.
- Other placement tools, with vacuum and non-vacuum holders, known or to be invented, can also possibly be used.
- the structure is heated to reflow the solder paste 930 and cure the underfill 940 .
- the solder wets the bottom and side surfaces of copper contact pads 340 .
- the final value of the gap G 1 between the silicon 140 and the BT substrate 110 is 25 ⁇ m.
- the gap values of 5 to 10 ⁇ m and larger are believed to be appropriate to provide sufficient electrical insulation if no dielectric is formed on the bottom surface of silicon 140 .
- the value C 1 is in the range from 10 ⁇ m to 45 ⁇ m in some embodiments.
- vacuum holder 1010 releases the interposer.
- the vacuum holder releases the interposer before the solder reflow.
- the interposer stays in place due to a surface tension between silicon 140 and the underfill 940 .
- Multiple interposers can be placed on BT substrate 110 , and the solder reflow and underfill curing can be performed in a single heating step for all the interposers.
- a similar technique has previously been applied for flip-chip mounting of dies on a BT substrate, as described in M. Painaik and J. Hurtley, “Process Recommendations for Assembly of Flip Chips using No-flow Underfill”, Technical Bulletin, Cookson Semiconductor.
- FIG. 11 illustrates another embodiment.
- the BT substrate 110 is similar to the BT substrate of FIGS. 9 and 10 , but a metal layer 1110 is formed on the bottom and sidewalls of each cavity 920 .
- Metal 1110 is believed to improve the strength and the electrical conductivity of the solder bond between contact pads 340 and contact pads 350 .
- Metal layer 1110 can be copper deposited on the BT substrate and patterned by lift-off or some other process. In FIG. 11 , metal 1110 extends out of cavities 920 to the top surface of the BT layer 110 . 3 but does not provide any interconnects or other elements on the top surface of layer 110 . 3 .
- Metal 1110 is present only in the immediate vicinity of each cavity 920 .
- Each contact 350 includes the portions of metal layers 910 , 1110 on the bottom and sidewalls of the corresponding cavity 920 .
- metal 1110 provides an additional level of interconnects and/or a power or ground plane on layer 110 . 3 .
- the BT layers 110 . 1 , 110 . 2 , 110 . 3 are laminated on top of each other.
- Each layer 110 . 1 , 110 . 2 is a solid sheet placed laminated on the structure in a solid form.
- the top layer 110 . 3 is made from a material different from the material of layers 110 . 1 , 110 . 2 .
- solder dam materials can be used, such as photoimageable polyimide, Dupont VACREL 8100, Dupont Flexible PhotoImageable Coverlay (PIC) 1000 & 2000, Shipley (Dynachem) DynaMASK 5000, Shipley ConforMASK 2500, and possibly others.
- Some of the solder dam materials e.g. polyimide
- FIG. 12 is similar to FIG. 11 , but solder balls 1210 have been attached to contact pads 360 C. Solder balls 1210 eliminate the need for solder balls 370 ( FIG. 3 ) on dies 124 .
- the packaging substrate manufacturer can provide solder balls 1210 to simplify the die 124 attachment for the substrate buyers.
- Solder 1210 can be attached to the interposer at any fabrication stage. In one embodiment, solder 1210 is attached to pads 360 C before the interposer wafer is thinned, i.e. before the stage of FIG. 8 .
- the interposer wafer is mechanically stronger at this stage and its heat dissipating capability is higher, so the interposer handling is easier.
- Metal 1110 may be omitted (as in FIG. 10 ).
- solder 1210 has a lower melting temperature than solder 930 . Therefore, solder 930 is not melted during the attachment of dies 124 .
- solder 1210 has the same or higher melting temperature than solder 930 , but the melting temperature of solder 930 is increased during the attachment of interposer 120 to BT substrate 110 .
- the melting temperature of solder 930 becomes higher than the melting temperature of solder 1210 .
- the melting temperature of solder 930 is increased because the copper from layer 1110 and/or layer 350 dissolves in solder 930 .
- copper 430 . 1 was not etched away as in FIG. 8 , so copper 430 . 1 can also dissolve in the solder.
- solders 1210 , 930 are initially the same solder (i.e. the same material), which simplifies the wafer fabrication. For example, a eutectic solder Sn/Ag3.0/Cu0.5 (known as type LF128 from AIM) can be used.
- Metal contact pads 136 C can be formed from a material other than copper.
- interconnects 136 are made of copper, but contact pads 136 C are plated with a layer 1220 of nickel or gold.
- Layer 1220 does not dissolve in solder 1210 and provides a barrier for the copper diffusion from interconnects 136 , so the melting temperature of solder 1210 does not change.
- the melting temperature of solder 1210 changes during the attachment of the interposer to substrate 110 , but the melting temperature of solder 1210 remains below the melting temperature of solder 930 .
- FIGS. 13-14 illustrate a possible manufacturing sequence with multiple die levels 124 . 1 , 124 . 2 , 124 . 3 attached to the packaging substrate.
- the packaging substrate is manufactured as in FIG. 12 .
- the interposer vias are marked 330 . 0 (instead of 330 as in FIG. 12 ), the contact pads at the bottom of the interposer are, marked 340 . 0 , and the solder at the top is marked 1210 . 0 .
- Each die 124 . 1 has one or more metalized through vias 330 . 1 formed in the die's semiconductor substrate 140 . 1 (e.g. monocrystalline silicon). Each via 330 . 1 passes between the top and bottom surfaces of substrate 140 . 1 . Conductive paths are provided from contact pads at the top of the die 124 . 1 to contact pads 340 . 1 at the bottom of the die through the vias 330 . 1 . Contact pads 340 . 1 protrude out of the respective vias 330 . 1 .
- the dies 124 . 1 can be manufactured using the same techniques as described above for interposer 120 (involving the wafer thinning to expose the contact pads 340 . 1 ). Each die may have the same general structure as interposer 120 in FIG.
- circuitry in dies 124 . 1 does not have to be identical to the interposer circuitry, and different dies 124 . 1 may differ from each other.
- contact pads 340 . 1 may have smaller dimensions, and may be placed closer to each other, as they do not have to meet the BT substrate dimension requirements.
- Pads 340 . 1 can be copper/nickel/gold structures as in FIG. 12 , or they can be made from other materials.
- the metal in vias 330 . 1 is insulated from substrate 140 . 1 by a dielectric 410 ( FIG. 12 ).
- dies 124 . 1 have devices (e.g. transistors, diodes, and others) manufactured at the top surface (active surface).
- Solder balls 1210 . 1 are attached to the contact pads on top of the dies, possibly before the wafer thinning operation exposing the contact pads 340 . 1 , as in FIG. 12 .
- Dies 124 . 2 may be similar to dies 124 . 1 , but there is no solder on dies 124 . 2 .
- Dies 124 . 2 include metalized vias 330 . 2 in semiconductor substrates 140 . 2 , and contact pads 340 . 2 protruding out of the vias.
- the active surface of dies 124 . 2 is the top surface in some embodiments.
- the third level dies 124 . 3 are like dies 124 in FIG. 3 . Their active surface is the bottom surface. Solder 370 is attached to the bottom contact pads.
- solder 1210 . 0 is attached to interposer 120 , possibly before the interposer thinning (step 1410 ). Then the interposer is attached to BT substrate 110 as described above (step 1420 ). During this step, the melting temperature of solder 930 ( FIG. 12 ) increases and becomes higher than the melting temperature of solder 1210 . 0 . Solder 1210 . 0 may or may not be melted during this step. The melting of solder 1210 . 0 does not present a problem because the dies 124 . 1 have not yet been attached to the interposer.
- all of solders 120 . 0 , 120 . 1 , 930 , 370 are initially the same material.
- the solders are eutectic type LF128 described above, with the initial melting temperature of 218° C.
- the melting temperature of solder 930 increases to about 230° C. in step 420 .
- dies 124 . 1 are soldered to interposer 120 with solder 1210 . 0 , at a temperature of about 218° C. or higher, but below 230° C. not to melt the solder 930 .
- the copper from contact pads 340 . 1 dissolves in solder 1210 . 0 and increases its melting temperature to about 230° C.
- Solder 1210 . 1 may melt, but its melting temperature does not increase because the solder 1210 . 1 is not in contact with copper or other material that could increase the solder melting temperature (the top surface portions of the top contact pads of die 124 . 1 are made of suitable materials to ensure that the solder melting temperature does not increase).
- dies 124 . 2 are attached to dies 124 . 1 with solder 1210 . 1 .
- Solders 1210 . 0 and 930 do not melt.
- the melting temperature of solder 1210 . 1 is increased to about 230° C. due to the diffusion of copper from contact pads 340 . 2 .
- dies 124 . 3 are flip-chip attached to dies 124 . 2 with solder 370 .
- Solders 930 , 1210 . 0 , 1210 . 2 do not melt.
- the top contact pads on dies 124 . 2 may have copper to increase the melting temperature of solder 370 .
- the higher melting temperature may be desirable to prevent the solder melting during the attachment of BT substrate 110 to PCB 130 ( FIG. 3 ).
- the solder 134 used for the PCB attachment may be the same material (LF128) as used for the previous steps.
- any number of dies can be used at each level.
- one or more dies 124 . 2 can be attached directly to interposer 120 , i.e. there may be three levels of dies over one interposer area but only two levels of dies over another interposer area. Any number of die levels can be present in different interposer areas.
- solder types and melting temperatures can be used, and materials other than copper can be used to increase the melting temperatures.
- materials and contact pad structures can be used in different dies.
- the semiconductor substrates can be different semiconductor materials.
- Varying the solder melting temperature to achieve a desired solder hierarchy is not limited to the interposer structures, but may be used in other semiconductor packages, known or to be invented, with or without interposers.
- interposer 120 and/or dies 124 . 1 are provided with deep cavities 920 at the top surface to increase the mechanical strength of the solder attachment and provide a reliable electrical contact. See FIG. 15 .
- the attachment of dies 124 . 1 to interposer 120 is performed by the same techniques as the attachment of the interposer to BT substrate 110 .
- the attachment of dies 124 . 2 to dies 124 . 1 can also be performed in this way.
- the top dielectric layer 144 in interposer 120 is a thick layer, e.g. 50 ⁇ m thick. This can be a photoimageable material such as described above for BT layer 110 . 3 . Openings in top layer 144 expose contact pads 136 C. Contact pads 340 . 1 on die 124 . 1 protrude by some distance, e.g. 50 ⁇ m, below the bottom surface of silicon substrate 140 . 1 of die 124 . 1 . The contact pads are inserted into the cavities in the top surface of the interposer. These cavities are the openings in top layer 144 that expose the contact pads 136 C.
- Metal layer 1110 (e.g. gold or nickel) can be deposited on the sidewalls and bottom of the vias in top layer 144 to improve the electrical connection and provide a barrier against copper 136 diffusion into solder 1210 . 0 .
- metal 1110 can be plated only on the bottom of the openings to provide a copper diffusion barrier.
- the same dimensions are obtained as for the attachment between the BT substrate and the interposer, i.e. the final value of the gap between the silicon 140 . 1 and interposer 120 is 25 ⁇ m (gap values of 5 to 10 ⁇ m and larger are believed to be appropriate to provide sufficient electrical insulation if no dielectric is formed on the bottom surface of silicon 140 . 1 ); the contact 340 . 1 portion inside the cavities in top layer 144 is 25 ⁇ m high (note dimension C 1 in FIG. 10 ). This value is in the range from 10 ⁇ m to 45 ⁇ m in some embodiments. Other dimensions can also be used.
- Underfill (not shown) can be injected between the interposer and the dies 124 . 1 using known techniques.
- dies 124 . 1 are attached to interposer 120 before the interposer is thinned. See the aforementioned U.S. Pat. No. 6,322,903.
- the attachment process can be the same as the process of attaching the interposer to BT substrate 110 .
- solder paste 1210 . 0 is placed into the cavities on top of the interposer, then a no-fill underfill is dispensed and a die or dies 124 . 1 placed on the interposer, then a heating step is performed.
- a copper diffusion barrier can be omitted. Copper 1110 and/or 136 on top of the interposer and copper 430 . 1 from dies 124 .
- solder 1210 . 0 dissolves in solder 1210 . 0 to increase the solder melting temperature. Then interposer 120 is thinned and attached to BT substrate 110 . Solder 1210 . 0 will not melt during the attachment of interposer 120 to BT substrate 110 .
- the invention is not limited to the embodiments described above.
- non-eutectic solders can be used.
- the “melting temperature” is any temperature as high or higher than the solidus and but not higher than the liquidus.
- the solidus is the highest temperature at which 100% of solder is solid, i.e. the solder is just beginning to melt.
- the liquidus is the lowest temperature at which 100% of the solder is liquid.
- the solidus and the liquidus are the same.
- the cavities 920 extend through two or more BT layers, for example, through layers 110 . 3 and 110 . 2 .
- Contact pads 350 can thus be formed from the metal layer 910 located between the BT layers 110 . 1 , 110 . 2 .
- the layer 910 on BT layer 110 . 2 can be used for interconnects, power or ground planes, or other elements as discussed above.
- the invention is not limited to particular materials, dimensions and processes. For example, anisotropic adhesive, conductive epoxy, and/or thermocompression can be used instead of solder.
- the invention is applicable to non-silicon semiconductor interposers.
- the interposer may include capacitors having a capacitance of 5.0 pF or higher.
- capacitance values of 10 pF, 100 pF, or higher have been used on circuit boards to decouple the power lines from the ground lines or for other purposes, and such capacitors can be manufactured in the interposer.
- Resistors having resistance values of 10 ⁇ and higher e.g. 50 ⁇ , 100 ⁇ , or 150 ⁇
- Inductors having inductance values of 100 nH or higher are commonly used on circuit boards and can be manufactured in the interposer.
- the invention is not limited to particular capacitance, resistance or inductance values. Other embodiments and variations are within the scope of the invention, as defined by the appended claims.
Abstract
A packaging substrate (310) includes a semiconductor interposer (120) and at least one other intermediate substrate (110), e.g. a BT substrate. The semiconductor interposer has first contact pads (136C) attachable to dies (124) above the interposer, and second contact pads (340) attachable to circuitry below the interposer. Through vias (330) are made in the semiconductor substrate (140) of the interposer (120). Conductive paths going through the through vias connect the first contact pads (136C) to the second contact pads (340). The second contact pads (340) protrude on the bottom surface of the interposer. These protruding contact pads (340) are inserted into vias (920) formed in the top surface of the BT substrate. The vias provide a strong mechanical connection and facilitate the interposer handling, especially if the interposer is thin. In some embodiments, an interposer or a die (124.1) has vias in the top surface. Protruding contact pads (340.1, 340.2) of another die (124.1, 124.2) are inserted into these vias to provide a strong connection.
Description
- The present application is a division of U.S. patent application Ser. No. 10/739,788, filed Dec. 17, 2003, incorporated herein by reference.
- The present invention relates to attachment of integrated circuits to other integrated circuits and/or intermediate substrates.
- Integrated circuit dies (“chips”) can be attached to a lead frame and then packaged in a ceramic or plastic carrier. The leads of the lead frame can then be soldered to a printed circuit board (PCB). Alternatively, the chip can be soldered directly to the PCB (“flip chip” packaging). The flip chip packaging reduces the package size and shortens the electrical connections between the die and the PCB, but the flip chip packaging is vulnerable to solder failures caused by thermal expansion and contraction. The solder failures are due to the differences in the coefficient of thermal expansion (CTE) between the die and the PCB.
- The CTE mismatch has been addressed by providing an intermediate substrate between the die and the PCB, with an intermediate CTE. For example, in a ball grid array (BGA) package shown in
FIG. 1 , die (“IC”) 124 is flip-chip attached, withsolder 126, to the intermediate substrate 110 (“BGA substrate”), andBGA substrate 110 is soldered to PCB 130 (with solder 134).BGA substrate 110 provides interconnect lines (not shown) between die 124 and PCB 130. Asilicon die 124 may have a CTE of about 2.7 ppm/° C. (parts per million per degree Centigrade); a PCB made of FR4 can have a CTE of about 20 ppm/° C.; a BGA substrate made from BT (bis-maleimide triazine) has a CTE of about 16 ppm/° C., and a BGA substrate made from ceramic has a CTE of about 9 ppm/° C. - In addition to reducing the thermal stresses, the
intermediate substrate 110 may allow a smaller die size by allowing thedie 124 to have smaller contact pads with a reduced pitch. The minimum size and pitch of the die's contact pads is limited by the size and pitch of the contact pads on the substrate to which the die is attached. For example, if the die is flip-chip bonded to a BT substrate, the size and pitch of the die's contact pads can be smaller than if the die is attached to an FR4 substrate (PCB). -
Intermediate substrate 110 may also reduce the PCB area taken by the die because the intermediate substrate may redistribute the die's contact pads. The position of the die's contact pads is restricted by the die's circuitry. The BGA substrate's contact pads that are bonded to the PCB are not restricted by the die's circuitry. For example, the die may have contact pads only on the periphery, but the BGA substrate's contact pads attached to the PCB may be evenly distributed over the BGA area. - Further, if
multiple dies 124 are mounted on a singleintermediate substrate 110, the dies can be interconnected by interconnects in the intermediate substrate without using the PCB routing resources. This leads not only to saving the PCB area but also to shorter interconnections between the dies and hence to a better electrical performance (higher speed and lower power consumption, inductance and capacitance). -
FIG. 2 illustrates another package with twointermediate substrates Intermediate substrate 110 is a BT substrate, soldered to theunderlying PCB 130 withsolder balls 134.Intermediate substrate 120 is a silicon interposer attached to the top surface ofBT substrate 110 by an adhesive (not shown).Silicon interposer 120 includesmetal layers 136 formed oversilicon substrate 140 and separated bydielectric layers 144.Dies 124 are attached to interposer 120 with their contact pads facing up. The dies' contact pads are wire bonded to contact pads 136C.1 provided bymetal layers 136. The wire bonding is done withbond wires 150. Contact pads 136C.2 on top of the interposer are wire bonded to contactpads 360 on top ofBT substrate 110 usingbond wires 160. Interconnect lines made fromlayers 136 connect the contact pads 136C.1 to the contact pads 136C.2. -
Metal layers 136 provide interconnects between thedies 124. The interconnects can be manufactured onsilicon interposer 120 with a higher density and higher electrical performance than on BTsubstrate 110. There is no CTE mismatch betweensilicon substrate 120 and silicon dies 124. - We will use the term “packaging substrate” for each of
substrates substrates packaging substrates interposer 120, especially if the interposer is thin. - It is also desirable to provide a strong, reliable attachment of integrated circuits to each other and to packaging substrates.
- This section summarizes some features of the invention. Other features are described in the subsequent sections. The invention is defined by the appended claims which are incorporated into this section by reference.
- In some embodiments of the present invention, a packaging substrate is provided which, like the packaging substrate of
FIG. 2 , includes a silicon interposer and a BT substrate. However, the silicon interposer has contact pads both on the top and the bottom, and has through-silicon vias made in the silicon substrate of the interposer. Conductive paths going through the through-silicon vias connect the contact pads on the top of the interposer to the contact pads on the bottom. The contact pads protrude on the bottom surface of the interposer. The protruding contact pads are inserted into vias formed in the top surface of the BT substrate. The vias facilitate the interposer handling, especially if the interposer is thin. The vias also increase the mechanical strength and thermal-stress reliability of the structure. - Silicon interposers with through-silicon vias have been described in U.S. Pat. No. 6,322,903, incorporated herein by reference, but not in a packaging substrate having two or more intermediate substrates as in some embodiments of the present invention. The packaging substrates according to some embodiments of the present invention provide a manufacturing challenge if the silicon interposer is thin. Thin interposers are desirable because to reduce the package size and improve the electrical characteristics (by shortening the conductive paths through the interposer). Also, in some embodiments, it is easier to manufacture the through-silicon vias if the interposer is thin. However, thin interposers are fragile, can be warped, and their heat dissipation capabilities are poor, so the interposer handling is complicated. In U.S. Pat. No. 6,322,903, at least in some embodiments, the interposer is thinned only after attachment to a die. However, in a packaging substrate, the interposer may have to be thinned to its final thickness before the die attachment. In some embodiments, the interposer is thinned before attachment to the BT substrate. The semiconductor substrate of the interposer can be quite thin, e.g. 100 μm or thinner. The semiconductor substrate and the interposer may have substantially planar top and bottom surfaces, as opposed to interposers with cavities large enough to contain a die, with the cavities' sidewalls being thicker than the rest of the interposer to increase the interposer's mechanical strength (see U.S. patent application Ser. No. 09/952,263 filed Sep. 13, 2001 by Halahan et al., incorporated herein by reference). The term “substantially planar” indicates that any non-planarity of the semiconductor substrate or the interposer is so minor as to have no significant effect on the mechanical strength of the structure.
- Some aspects of the present invention relate to a manufacturing process, and to a BT substrate, that simplifies the handling of thin silicon interposers.
- The via structures can also be used to attach the integrated circuits to each other and to packaging substrates. For example, in some embodiments, an integrated circuit die has contact pads protruding on its bottom surface. These contact pads can be inserted into vias formed in the top surface of an interposer or another die to increase the strength of the structure.
- The invention is not limited to the embodiments discussed in this section. The invention is not limited to thin interposers, and further is applicable to non-silicon semiconductor interposers attached to non-BT intermediate substrates. Other features and advantages of the invention are described below. The invention is defined by the appended claims.
-
FIGS. 1 and 2 show vertical cross sections of integrated circuit packaging structures according to prior art. -
FIGS. 3-13 show vertical cross sections of integrated circuit packaging structures according to some embodiments of the present invention. -
FIG. 14 is a flowchart of an integrated circuit packaging process according to one embodiment of the present invention. -
FIG. 15 shows a vertical cross section of an integrated circuit packaging structure according to one embodiment of the present invention. - The embodiments described in this section illustrate but do not limit the invention. The invention is not limited to particular materials, process steps, or dimensions. The invention is defined by the appended claims.
-
FIG. 3 illustrates an integratedcircuit packaging substrate 310 having two intermediate integratedcircuit packaging substrates Substrate 120 is a silicon interposer attached toBT substrate 110. Dies 124 andPCB 130 will be attached later. -
Silicon interposer 120 includesmetal layers 136 formed oversilicon substrate 140.Substrate 140 has substantially planar top and bottom surfaces, and is quite thin. In some embodiments, the planarity ofsubstrate 140 is suitable for fine geometry photolithography (finer than possible with BT and FR4 substrates). The thickness ofsubstrate 140 can be 100 μm or less (50 μm to 35 μm thickness values believed to be achievable, and smaller values may be possible).Layers 136 provide interconnect lines and may also provide power and ground planes, resistors, inductors, capacitor plates for decoupling capacitors and other capacitor types, and possibly other elements, known or to be invented.Layers 136 can be separated from each other, and from the substrate, bydielectric layers 144.Layers 136 contact each other and the silicon substrate through openings in the dielectric layers.Layers 136 can also be formed directly on the silicon substrate if desired.Layers 136 providecontact pads 136C at the top surface of the interposer. The contact pads are available for flip-chip attachment to dies 124. -
Silicon substrate 140 includes metalized through-silicon vias 330 that pass between the top and bottom surfaces ofsubstrate 140. Conductive paths are provided fromcontact pads 136C at the top of the interposer to contactpads 340 at the bottom of the interposer through thevias 330. Contactpads 340 are attached to contactpads 350 at the top surface ofBT substrate 110. - Interconnects (not shown) in
BT substrate 110 connect thecontact pads 350 to contactpads 360 at the bottom surface ofsubstrate 110.Solder balls 134 are formed onpads 360 by conventional techniques for attachment toPCB 130. - The size and spacing (pitch) of
contact pads 136C oninterposer 120 matches the size and the pitch of the contact pads on dies 124. If dies 124 are silicon integrated circuits, their CTE matches the CTE of the interposer, so the pitch ofcontact pads 136C can be small because the low thermal stresses at the interface between the dies and the interposer make it unnecessary to uselarge solder balls 370. Thecontact pads 340 on the bottom of the interposer match thetop contact pads 350 ofBT substrate 110. For some fabrication technologies, the minimum dimensions are as shown in the following table. The dimensions can typically be reduced if more expensive technologies are used.Minimum Solder ball Solder ball Contacts pitch diameter height Contact pads 136C 125 μm 60 μm 50 μm ( solder balls 370 on IC 124) Contact pads 254 μm Contact pads 360 1.27 mm 0.5 mm 0.4 mm (solder balls 134) - To facilitate the interposer handling, the
metal contact pads 340 are formed to protrude out ofvias 330. The protrudingcontact pads 340 are inserted into cavities inBT substrate 110, as explained in more detail below. The invention is not limited to the protruding contact pads or the cavities however. -
Silicon interposer 120 can be manufactured using conventional techniques. See e.g. the aforementioned U.S. Pat. No. 6,322,903. Other techniques are described in U.S. patent application Ser. No. 10/410,929 filed on Apr. 9, 2003 by P. Halahan et al., entitled “Electroplating and electroless plating of conductive materials into openings, and structures obtained thereby”, incorporated herein by reference. Still other techniques can possible be used, whether known or to be invented. An exemplary manufacturing process is as follows. Vias 330 (FIG. 4 ) are etched in the top surface of silicon substrate 140 (e.g. monocrystalline silicon) by DRIE (deep reactive ion etching) to an exemplary depth Hv=150 μm. (The dimensions, etching processes, and other particulars are exemplary and not limiting.) The via diameter Dv is 25 μm to 100 μm. The via diameter DV is one of the parameters defining the diameter of contact pads 340 (FIG. 3 ), and DV is chosen large enough to provide the necessary mechanical strength for the protruding contact pads. Exemplary dimensions below will be given for Dv=65 μm.Silicon dioxide layer 410 is thermally grown on the wafer to a thickness of about 1 μm. A larger thickness can also be used to reduce the capacitance betweensubstrate 140 and the metal features that will be fabricated invias 330.Barrier layer 420 of titanium-tungsten (TiW) is sputtered onoxide 410 to a thickness of 0.2 μm. A seed copper (Cu) layer 430.1 is sputtered on the wafer to a thickness sufficient to ensure a continuous copper coverage in the via. Thicknesses of 0.5 μm to 2 μm are believed to be adequate, depending on the sputter technology. Adry photoresist film 440 is deposited on the wafer and patterned to expose thevias 330. - Optionally, gold (Au)
layer 444 and nickel (Ni)layer 448 are electroplated, in that order, to an exemplary thickness of 0.2 μm and 1.0 μm respectively. - Copper 430.2 is electroplated on
nickel 448 to fill thevias 330 and possibly protrude out of the vias. In the electroplating oflayers wafer 140 in physical contact with seed layer 430.1. - Optionally, nickel (Ni)
layer 450 is electroplated on the top surface of copper layer 430.2 to an exemplary thickness of 0.5 μm. - Resist 440 is removed (
FIG. 5 ). A wet copper etch removes the exposed portions of seed copper 430.1, withnickel 450 acting as a mask.Nickel 450 protects copper 430.2 invias 330. Copper 430.2, 430.1 can be etched laterally during the wet etch, but the lateral etch does not remove the copper over thevias 330 because the copper extends laterally beyond the via edges. In those embodiments in which thenickel 450 is omitted, the copper etch may reduced the thickness of copper 430.2, but this is acceptable if the copper protrusions above the vias are sufficiently thick. In either case, it is desirable for the top surface of copper 430.2 to be at or above the top surface ofoxide 410 after the copper etch. - Then a CMP step (chemical mechanical polishing) is performed to remove copper 430.2,
nickel 448,gold 444, andTiW 420 off the top surface of substrate 140 (FIG. 6 ). The CMP stops onoxide 410. The structure has a planar top surface. - In an alternative embodiment, the wet etch of copper 430.1 is omitted, and copper 430.1 is removed by the CMP step. The separate wet etch of copper 430.1 may be desirable however because it may shorten the more expensive CMP step, thus reducing the total manufacturing cost.
-
Oxide 410 can be patterned if desired. Metal layers 136 (FIG. 7 ) anddielectric layers 144 are deposited on the interposer wafer and patterned to provide interconnects and, possibly, other elements as described above. In some embodiments,metal 136 is copper anddielectric 144 is polyimide, but other materials can also be used. Some or all ofdielectric layers 144 can be silicon dioxide, photosensitive benzocyclobutene (BCB), polybenzoxazole (PBO), or other materials. For a capacitor, a high dielectric constant material (such as Ta2O5) can be used. Aluminum, conductive polysilicon, and other materials can be used aslayers 136. Solder wettable materials (e.g. Ni or Au) can be plated oncontact pads 136C if desired. - Then the interposer wafer is thinned from the bottom to expose the
gold 444. SeeFIG. 8 . The exposed metal provides the contact pads 340 (FIG. 3 ) that will be soldered toBT substrate 110. The wafer thinning can be performed with any of the techniques described in the aforementioned U.S. Pat. No. 6,322,903 and U.S. patent application Ser. No. 10/410,929. See also U.S. Pat. No. 6,498,381 issued on Dec. 24, 2002 to Halahan et al. and incorporated herein by reference. In one embodiment, the wafer thinning includes a CF4 plasma etch at atmospheric pressure. The plasma etch exposes theoxide 410 and then etches thesilicon 140,oxide 410 andTiW 420 selectively to copper 430.1. (Copper 430.1 is etched later as explained below.) The plasma etch etchessilicon 140 faster thanoxide 410, so the oxide protrudes out of the silicon on the bottom surface of the wafer after the etch. In one embodiment, the final thickness “Tsif” (marked inFIG. 8 ) ofsilicon substrate 140 is 100 μm, and it can be smaller (e.g. 35 μm).Oxide 410 andTiW 420 form 5 μm protrusions around the copper 430.1 below the silicon surface. - The plasma etch forms copper oxide (not shown) on the exposed portions of copper 430.1. The copper oxide and the copper 430.1 are etched by a wet etch to expose
gold 444. The gold provides a solderable oxide-free surface.Nickel 448 will prevent copper diffusion from layer 430.2 into the solder. The copper diffusion may be undesirable because it increases the solder melting temperature. In other embodiments, the copper diffusion is desirable to achieve a certain solder hierarchy (the hierarchy of the melting temperatures of different solders) as explained below. In such embodiments, the etch of copper 430.1 can be omitted. - As stated above,
gold 444 can be omitted. The etch of copper 430.1 will then exposenickel 448. - In some embodiments, the copper 430.1 is not etched away. The copper oxide (not shown) on copper 430.1 can be removed by a wet etch. The copper oxide can also be removed by a solder flux during soldering of the interposer wafer to BT substrate 110 (the soldering operation is described below).
Layers -
Metal contact pads 340 are metal protrusions formed by the metal layers 430.2, 448, 444, 430.1, 420 below the bottom surface ofsilicon 140. In some embodiments, the height Hd ofmetal contact pads 340 is 50 μm. - A dielectric layer (not shown) can optionally be formed on the bottom surface of the interposer to cover the
silicon 140 but not themetal contact pads 340. The dielectric can be formed without photolithography. See the aforementioned U.S. Pat. Nos. 6,322,903 and 6,498,381 and U.S. patent application Ser. No. 10/410,929. - The interposer wafer can be diced if desired. The dicing can be performed at the same time as the interposer wafer thinning if vias were formed along the dicing lines (scribe lines) simultaneously with
vias 330 at the stage ofFIG. 4 . See U.S. Pat. No. 6,498,074 issued Dec. 24, 2002 to Siniaguine et al., entitled “THINNING AND DICING OF SEMICONDUCTOR WAFERS . . . ”, incorporated herein by reference. - In some embodiments, the interposer wafer is not diced.
ICs 124 will be attached to the wafer. - In some embodiments, metal 430.2 does not fill the through-silicon vias. Metal 430.2 is a thin film deposited over the via sidewalls, and it can be part of a
layer 136. See the aforementioned U.S. Pat. No. 6,498,381. Also, in some embodiments thecontact pads 340 do not protrude out of the bottom surface of the interposer. - Interposer 120 (diced or undiced) can be attached to a
conventional BT substrate 110 with solder, conductive epoxy, anisotropic adhesive, thermocompression, or possibly by other techniques, known or to be invented. In some embodiments, however, specially processed BT substrates are used to minimize the interposer handling. The interposer handling should preferably be minimized if the interposer is thin. The interposer'ssilicon substrate 140 can be 100 μm or thinner, the interposer can be fragile, and its heat dissipation capability can be low. Also, the interposer can be warped. Further, some conventional soldering techniques, e.g. the techniques that involve electroplating of solder and under-ball metallurgy layers oncontact pads 340, may require photolithography on the bottom surface of the interposer. The use of photolithography is undesirable because of possible wafer damage and mask misalignment. The use of a conventional BT substrate can also be difficult due to a possibly non-uniform height of protrudingcontact pads 340. Thosecontact pads 340 that have a smaller height may be unable to reach the BT substrate contact pads 350 (FIG. 3 ). Therefore, a specially processedBT substrate 110 is used in some embodiments, as shown inFIGS. 9 and 10 . -
BT substrate 110 ofFIGS. 9 and 10 is formed from one or more BT layers laminated in a conventional manner. Three layers 110.1, 110.2, 110.3 are shown, but any number of layers can be present. Thin film metal layers 910 (e.g. copper) are formed on BT layers 110.i (i=1, 2, 3) and on the bottom side of layer 110.1 in a conventional manner to provide signal routing paths and ground and power planes.Layers 910 are interconnected through vias in the BT layers 110.i (i.e. 110.1, 110.2, 110.3) using known techniques to provide conductive paths betweencontact pads 350 andcontact pads 360. Thebottom metal layer 910 provides contact pads 360 (FIG. 3 ) at the bottom surface ofBT substrate 110. - The difference between the
BT substrate 110 ofFIG. 9 and a conventional BT substrate is that thetop contact pads 350, and thetop metal layer 910, are formed below the top BT layer 110.3. InFIG. 9 , thetop contact pads 350 and thetop metal 910 are formed on BT layer 110.2. Layer 110.3 hasvias 920 exposing thecontact pads 350.Vias 920 form cavities in the top surface ofBT substrate 110. Siliconinterposer contact pads 340 will be inserted into these cavities to form a reliable mechanical and electrical contact. - In one embodiment, each
cavity 920 has a diameter Dcav=150 μm to accommodate a 50 μm to 60 μm diameter Dc of thecontact pads 340. Dc can be calculated starting with the diameter Dv (FIG. 4 ) of via 330, by subtracting double the thickness of thelayers -
Cavities 920 are filled withsolder paste 930. In one embodiment, the solder paste is deposited to cover the BT substrate, and then is wiped off by a squeegee blade to force the solder intocavities 920 and remove it from the top surface of BT layer 110.3. - The solder is chosen to have a high melting temperature to provide a desired solder hierarchy for subsequent solder attachment of dies 124 and
PCB 130. In some embodiments, the solder paste is a no-clean type NC253 available from AIM of Montreal, Canada. This paste incorporates solder flux but there is no need to clean the flux after the solder reflow. - No-flow underfill 940 (dielectric) is dispensed on
BT substrate 110 at the future site ofinterposer 120. In some embodiments, the underfill is type STAYCHIP™ 2078E available from Cookson Electronics, a company having an office in Georgia, the United States of America. This underfill performs both the underfill function and the solder flux function. The underfill can be dispensed with a dispensing system of type CAMELOT/SPEEDLINE 1818 available from Cookson Electronics. -
Interposer wafer 120 is placed on BT substrate 110 (FIG. 10 ).Protruding contact pads 340 enter thecavities 920 and contact thesolder 930 but do not necessarily reach themetal 910 ofcontact pads 350. A uniform height ofcontact pads 340 is not required for a good electrical contact. -
Underfill 940 spreads out under the interposer. In the embodiment shown, the bottom surface ofsilicon 140 does not reach the BT substrate.Underfill 940 helps insulate the silicon fromsolder 930. Therefore, it is unnecessary to form a dielectric layer on the bottom silicon surface. - The interposer placement can be performed with a placement tool of type SIPLACE F4 available from Siemens corporation of Germany. The placement tool picks up the interposer from the top by a
vacuum holder 1010 schematically shown inFIG. 10 . The vacuum pick-up flattens the interposer if the interposer is warped.Dielectric 144 protects the interposer from being damaged by the holder. Other placement tools, with vacuum and non-vacuum holders, known or to be invented, can also possibly be used. - The structure is heated to reflow the
solder paste 930 and cure theunderfill 940. The solder wets the bottom and side surfaces ofcopper contact pads 340. In one embodiment, the final value of the gap G1 between thesilicon 140 and theBT substrate 110 is 25 μm. The gap values of 5 to 10 μm and larger are believed to be appropriate to provide sufficient electrical insulation if no dielectric is formed on the bottom surface ofsilicon 140. Thecontact 340 portion inside thevias 920 is 25 μm high (C1=25 μm inFIG. 10 ). The value C1 is in the range from 10 μm to 45 μm in some embodiments. - Then
vacuum holder 1010 releases the interposer. - In some embodiments, the vacuum holder releases the interposer before the solder reflow. The interposer stays in place due to a surface tension between
silicon 140 and theunderfill 940. Multiple interposers can be placed onBT substrate 110, and the solder reflow and underfill curing can be performed in a single heating step for all the interposers. A similar technique has previously been applied for flip-chip mounting of dies on a BT substrate, as described in M. Painaik and J. Hurtley, “Process Recommendations for Assembly of Flip Chips using No-flow Underfill”, Technical Bulletin, Cookson Semiconductor. -
FIG. 11 illustrates another embodiment. TheBT substrate 110 is similar to the BT substrate ofFIGS. 9 and 10 , but ametal layer 1110 is formed on the bottom and sidewalls of eachcavity 920.Metal 1110 is believed to improve the strength and the electrical conductivity of the solder bond betweencontact pads 340 andcontact pads 350.Metal layer 1110 can be copper deposited on the BT substrate and patterned by lift-off or some other process. InFIG. 11 ,metal 1110 extends out ofcavities 920 to the top surface of the BT layer 110.3 but does not provide any interconnects or other elements on the top surface of layer 110.3.Metal 1110 is present only in the immediate vicinity of eachcavity 920. Eachcontact 350 includes the portions ofmetal layers corresponding cavity 920. In other embodiments,metal 1110 provides an additional level of interconnects and/or a power or ground plane on layer 110.3. - In the BT embodiment described above, the BT layers 110.1, 110.2, 110.3 are laminated on top of each other. Each layer 110.1, 110.2 is a solid sheet placed laminated on the structure in a solid form. In some embodiments, the top layer 110.3 is made from a material different from the material of layers 110.1, 110.2. For example, solder dam materials can be used, such as photoimageable polyimide, Dupont VACREL 8100, Dupont Flexible PhotoImageable Coverlay (PIC) 1000 & 2000, Shipley (Dynachem) DynaMASK 5000, Shipley ConforMASK 2500, and possibly others. Some of the solder dam materials (e.g. polyimide) can be deposited in a liquid (possibly viscous) form and then cured.
-
FIG. 12 is similar toFIG. 11 , butsolder balls 1210 have been attached to contact pads 360C.Solder balls 1210 eliminate the need for solder balls 370 (FIG. 3 ) on dies 124. The packaging substrate manufacturer can providesolder balls 1210 to simplify the die 124 attachment for the substrate buyers.Solder 1210 can be attached to the interposer at any fabrication stage. In one embodiment,solder 1210 is attached to pads 360C before the interposer wafer is thinned, i.e. before the stage ofFIG. 8 . The interposer wafer is mechanically stronger at this stage and its heat dissipating capability is higher, so the interposer handling is easier. -
Metal 1110 may be omitted (as inFIG. 10 ). - In some embodiments,
solder 1210 has a lower melting temperature thansolder 930. Therefore,solder 930 is not melted during the attachment of dies 124. - In the embodiment of
FIG. 12 ,solder 1210 has the same or higher melting temperature thansolder 930, but the melting temperature ofsolder 930 is increased during the attachment ofinterposer 120 toBT substrate 110. The melting temperature ofsolder 930 becomes higher than the melting temperature ofsolder 1210. The melting temperature ofsolder 930 is increased because the copper fromlayer 1110 and/orlayer 350 dissolves insolder 930. In the embodiment ofFIG. 12 , copper 430.1 was not etched away as inFIG. 8 , so copper 430.1 can also dissolve in the solder. In some embodiments,solders -
Metal contact pads 136C can be formed from a material other than copper. In some embodiments, interconnects 136 are made of copper, butcontact pads 136C are plated with alayer 1220 of nickel or gold.Layer 1220 does not dissolve insolder 1210 and provides a barrier for the copper diffusion frominterconnects 136, so the melting temperature ofsolder 1210 does not change. In other embodiments, the melting temperature ofsolder 1210 changes during the attachment of the interposer tosubstrate 110, but the melting temperature ofsolder 1210 remains below the melting temperature ofsolder 930. -
FIGS. 13-14 illustrate a possible manufacturing sequence with multiple die levels 124.1, 124.2, 124.3 attached to the packaging substrate. The packaging substrate is manufactured as inFIG. 12 . The interposer vias are marked 330.0 (instead of 330 as inFIG. 12 ), the contact pads at the bottom of the interposer are, marked 340.0, and the solder at the top is marked 1210.0. - Each die 124.1 has one or more metalized through vias 330.1 formed in the die's semiconductor substrate 140.1 (e.g. monocrystalline silicon). Each via 330.1 passes between the top and bottom surfaces of substrate 140.1. Conductive paths are provided from contact pads at the top of the die 124.1 to contact pads 340.1 at the bottom of the die through the vias 330.1. Contact pads 340.1 protrude out of the respective vias 330.1. The dies 124.1 can be manufactured using the same techniques as described above for interposer 120 (involving the wafer thinning to expose the contact pads 340.1). Each die may have the same general structure as
interposer 120 inFIG. 12 . Of course, the circuitry in dies 124.1 does not have to be identical to the interposer circuitry, and different dies 124.1 may differ from each other. Also, contact pads 340.1 may have smaller dimensions, and may be placed closer to each other, as they do not have to meet the BT substrate dimension requirements. Pads 340.1 can be copper/nickel/gold structures as inFIG. 12 , or they can be made from other materials. The metal in vias 330.1 is insulated from substrate 140.1 by a dielectric 410 (FIG. 12 ). - In some embodiments, dies 124.1 have devices (e.g. transistors, diodes, and others) manufactured at the top surface (active surface). Solder balls 1210.1 are attached to the contact pads on top of the dies, possibly before the wafer thinning operation exposing the contact pads 340.1, as in
FIG. 12 . - Dies 124.2 may be similar to dies 124.1, but there is no solder on dies 124.2. Dies 124.2 include metalized vias 330.2 in semiconductor substrates 140.2, and contact pads 340.2 protruding out of the vias. The active surface of dies 124.2 is the top surface in some embodiments.
- The third level dies 124.3 are like dies 124 in
FIG. 3 . Their active surface is the bottom surface.Solder 370 is attached to the bottom contact pads. - The manufacturing sequence is shown in
FIG. 14 . Solder 1210.0 is attached tointerposer 120, possibly before the interposer thinning (step 1410). Then the interposer is attached toBT substrate 110 as described above (step 1420). During this step, the melting temperature of solder 930 (FIG. 12 ) increases and becomes higher than the melting temperature of solder 1210.0. Solder 1210.0 may or may not be melted during this step. The melting of solder 1210.0 does not present a problem because the dies 124.1 have not yet been attached to the interposer. - In some embodiments, all of solders 120.0, 120.1, 930, 370 are initially the same material. In an illustrative example, the solders are eutectic type LF128 described above, with the initial melting temperature of 218° C. The melting temperature of
solder 930 increases to about 230° C. instep 420. - At
step 1430, dies 124.1 are soldered to interposer 120 with solder 1210.0, at a temperature of about 218° C. or higher, but below 230° C. not to melt thesolder 930. The copper from contact pads 340.1 dissolves in solder 1210.0 and increases its melting temperature to about 230° C. Solder 1210.1 may melt, but its melting temperature does not increase because the solder 1210.1 is not in contact with copper or other material that could increase the solder melting temperature (the top surface portions of the top contact pads of die 124.1 are made of suitable materials to ensure that the solder melting temperature does not increase). - At
step 1440, dies 124.2 are attached to dies 124.1 with solder 1210.1. Solders 1210.0 and 930 do not melt. The melting temperature of solder 1210.1 is increased to about 230° C. due to the diffusion of copper from contact pads 340.2. - At
step 1450, dies 124.3 are flip-chip attached to dies 124.2 withsolder 370.Solders 930, 1210.0, 1210.2 do not melt. If desired, the top contact pads on dies 124.2 may have copper to increase the melting temperature ofsolder 370. The higher melting temperature may be desirable to prevent the solder melting during the attachment ofBT substrate 110 to PCB 130 (FIG. 3 ). For example, thesolder 134 used for the PCB attachment may be the same material (LF128) as used for the previous steps. - Many variations are possible. For example, any number of dies can be used at each level. Also, one or more dies 124.2 can be attached directly to
interposer 120, i.e. there may be three levels of dies over one interposer area but only two levels of dies over another interposer area. Any number of die levels can be present in different interposer areas. - Other solder types and melting temperatures can be used, and materials other than copper can be used to increase the melting temperatures. Different materials and contact pad structures can be used in different dies. The semiconductor substrates can be different semiconductor materials.
- Varying the solder melting temperature to achieve a desired solder hierarchy is not limited to the interposer structures, but may be used in other semiconductor packages, known or to be invented, with or without interposers.
- In some embodiments,
interposer 120 and/or dies 124.1 are provided withdeep cavities 920 at the top surface to increase the mechanical strength of the solder attachment and provide a reliable electrical contact. SeeFIG. 15 . The attachment of dies 124.1 tointerposer 120 is performed by the same techniques as the attachment of the interposer toBT substrate 110. The attachment of dies 124.2 to dies 124.1 can also be performed in this way. - As shown in
FIG. 15 , thetop dielectric layer 144 ininterposer 120 is a thick layer, e.g. 50 μm thick. This can be a photoimageable material such as described above for BT layer 110.3. Openings intop layer 144expose contact pads 136C. Contact pads 340.1 on die 124.1 protrude by some distance, e.g. 50 μm, below the bottom surface of silicon substrate 140.1 of die 124.1. The contact pads are inserted into the cavities in the top surface of the interposer. These cavities are the openings intop layer 144 that expose thecontact pads 136C. - Metal layer 1110 (e.g. gold or nickel) can be deposited on the sidewalls and bottom of the vias in
top layer 144 to improve the electrical connection and provide a barrier againstcopper 136 diffusion into solder 1210.0. Alternatively,metal 1110 can be plated only on the bottom of the openings to provide a copper diffusion barrier. - In some embodiments, the same dimensions are obtained as for the attachment between the BT substrate and the interposer, i.e. the final value of the gap between the silicon 140.1 and
interposer 120 is 25 μm (gap values of 5 to 10 μm and larger are believed to be appropriate to provide sufficient electrical insulation if no dielectric is formed on the bottom surface of silicon 140.1); the contact 340.1 portion inside the cavities intop layer 144 is 25 μm high (note dimension C1 inFIG. 10 ). This value is in the range from 10 μm to 45 μm in some embodiments. Other dimensions can also be used. - Underfill (not shown) can be injected between the interposer and the dies 124.1 using known techniques.
- In some embodiments, dies 124.1 are attached to interposer 120 before the interposer is thinned. See the aforementioned U.S. Pat. No. 6,322,903. The attachment process can be the same as the process of attaching the interposer to
BT substrate 110. For example, in some embodiments, before the interposer is thinned, solder paste 1210.0 is placed into the cavities on top of the interposer, then a no-fill underfill is dispensed and a die or dies 124.1 placed on the interposer, then a heating step is performed. A copper diffusion barrier can be omitted.Copper 1110 and/or 136 on top of the interposer and copper 430.1 from dies 124.1 dissolves in solder 1210.0 to increase the solder melting temperature. Theninterposer 120 is thinned and attached toBT substrate 110. Solder 1210.0 will not melt during the attachment ofinterposer 120 toBT substrate 110. - The invention is not limited to the embodiments described above. For example, non-eutectic solders can be used. The “melting temperature” is any temperature as high or higher than the solidus and but not higher than the liquidus. As is known, the solidus is the highest temperature at which 100% of solder is solid, i.e. the solder is just beginning to melt. The liquidus is the lowest temperature at which 100% of the solder is liquid. For a eutectic solder, the solidus and the liquidus are the same.
- Also, in some embodiments, the cavities 920 (
FIG. 9 ) extend through two or more BT layers, for example, through layers 110.3 and 110.2. Contactpads 350 can thus be formed from themetal layer 910 located between the BT layers 110.1, 110.2. Thelayer 910 on BT layer 110.2 can be used for interconnects, power or ground planes, or other elements as discussed above. The invention is not limited to particular materials, dimensions and processes. For example, anisotropic adhesive, conductive epoxy, and/or thermocompression can be used instead of solder. The invention is applicable to non-silicon semiconductor interposers. - The interposer may include capacitors having a capacitance of 5.0 pF or higher. For example, capacitance values of 10 pF, 100 pF, or higher have been used on circuit boards to decouple the power lines from the ground lines or for other purposes, and such capacitors can be manufactured in the interposer. Resistors having resistance values of 10 Ω and higher (e.g. 50 Ω, 100 Ω, or 150 Ω) are used on circuit boards for line termination and other purposes, and they can be manufactured in the interposer. Inductors having inductance values of 100 nH or higher are commonly used on circuit boards and can be manufactured in the interposer. The invention is not limited to particular capacitance, resistance or inductance values. Other embodiments and variations are within the scope of the invention, as defined by the appended claims.
Claims (40)
1. A structure comprising:
(1) an interposer comprising:
a semiconductor substrate;
one or more first conductive contact pads attachable to circuitry placed above the interposer;
one or more second conductive contact pads attachable to circuitry placed below the interposer; and
one or more conductive paths passing through the semiconductor substrate and connecting at least one of the first contact pads to at least one of the second contact pads;
wherein each of the second contact pads is provided by a conductor formed in a corresponding via in the semiconductor substrate and protruding downward out of the via and out of the interposer at a bottom surface of the interposer, the conductor providing a downward protrusion underneath the via at the bottom surface of the interposer;
(2) an intermediate integrated circuit packaging substrate comprising:
a dielectric substrate or a plurality of dielectric substrates attached to each other;
one or more first conductive contact pads attachable to circuitry above the intermediate substrate;
one or more second conductive contact pads attachable to circuitry below the intermediate substrate;
one or more conductive paths each of which connects at least one first contact pad of the intermediate substrate to at least one second contact pad of the intermediate substrate;
wherein each of the one or more first contact pads of the intermediate substrate is formed in a corresponding via in the top surface of the intermediate substrate, each via extending into at least one of the dielectric substrates;
wherein the protrusions formed by the conductors of the interposer are inserted into the corresponding vias of the intermediate substrate and attached to the first contact pads of the intermediate substrate in the vias in the intermediate substrate.
2. The structure of claim 1 the bottom surface of the semiconductor substrate is spaced from the top surface of the intermediate substrate.
3. The structure of claim 2 a spacing between the bottom surface of the semiconductor substrate and the top surface of the intermediate substrate is at least 5 μm.
4. The structure of claim 1 wherein at least a portion of the bottom surface of the semiconductor substrate is not covered by any dielectric layer in the interposer.
5. The structure of claim 1 wherein at least 10 μm of each protrusion is inside of the corresponding via.
6. The structure of claim 1 wherein the intermediate substrate comprises said plurality of the dielectric substrates.
7. The structure of claim 6 wherein each of the vias in the intermediate substrate passes through at least one of the dielectric substrates.
8. The structure of claim 6 wherein the adjacent dielectric substrates are separated by conductive layers, and at least one of the conductive paths of the intermediate substrate passes through the conductive layers and through the dielectric substrates.
9. The structure of claim 8 wherein all of the dielectric substrates are made of the same material.
10. The structure of claim 1 wherein the dielectric substrate or substrates are made of an organic material.
11. The structure of claim 1 wherein the dielectric substrate or substrates are made of bis-maleimide triazine (BT).
12. A structure comprising:
(1) an interposer comprising:
a semiconductor substrate;
one or more first conductive contact pads attachable to circuitry placed above the interposer;
one or more second conductive contact pads attachable to circuitry placed below the interposer; and
one or more conductive paths passing through the semiconductor substrate and connecting at least one of the first contact pads to at least one of the second contact pads;
wherein each of the second contact pads protrudes out at a bottom surface of the interposer;
(2) an intermediate integrated circuit packaging substrate comprising:
a dielectric substrate or a plurality of dielectric substrates attached to each other;
one or more first conductive contact pads attachable to circuitry above the intermediate substrate;
one or more second conductive contact pads attachable to circuitry below the intermediate substrate;
one or more conductive paths each of which connects at least one first contact pad of the intermediate substrate to at least one second contact pad of the intermediate substrate;
wherein each of the one or more first contact pads of the intermediate substrate is formed in a corresponding via in the top surface of the intermediate substrate, each via extending into at least one of the dielectric substrates;
wherein the protruding second contact pads of the interposer are inserted into the corresponding vias of the intermediate substrate and soldered in the vias to the first contact pads of the intermediate substrate with solder.
13. The structure of claim 12 a spacing between the bottom surface of the semiconductor substrate and the top surface of the intermediate substrate is at least 5 μm.
14. The structure of claim 12 wherein at least a portion of the bottom surface of the semiconductor substrate is not covered by any dielectric layer in the interposer.
15. The structure of claim 12 wherein at least 10 μm of each protrusion is inside of the corresponding via.
16. The structure of claim 12 wherein the intermediate substrate comprises said plurality of the dielectric substrates.
17. The structure of claim 16 wherein each of the vias in the intermediate substrate passes through at least one of the dielectric substrates.
18. The structure of claim 16 wherein the adjacent dielectric substrates are separated by conductive layers, and at least one of the conductive paths of the intermediate substrate passes through the conductive layers and through the dielectric substrates.
19. The structure of claim 18 wherein all of the dielectric substrates are made of the same material.
20. The structure of claim 18 wherein the dielectric substrate or substrates are made of an organic material.
21. The structure of claim 18 wherein the dielectric substrate or substrates are made of bis-maleimide triazine (BT).
22. An intermediate substrate for providing interconnects between an integrated circuit die and a printed circuit board, the intermediate substrate comprising:
a plurality of dielectric substrates attached to each other and comprising a top dielectric substrate and one or more dielectric substrates below the top dielectric substrate;
one or more first conductive contact pads attachable to circuitry above the intermediate substrate;
one or more second conductive contact pads attachable to circuitry below the intermediate substrate;
one or more conductive paths each of which passes through at least one of the dielectric substrates and connects at least one first contact pad to at least one second contact pad;
wherein a first portion of each of the one or more first contact pads is formed below the top dielectric substrate, and a corresponding via is provided through at least the top dielectric substrate, the via terminating at the first portion of the first contact pad;
wherein each of the one or more first contact pads comprises a second portion formed on the sidewalls of the via, the first and second portions allowing insertion into the via of a contact pad external to the intermediate substrate for attachment to the first contact pad.
23. The structure of claim 22 wherein the adjacent dielectric substrates are separated by conductive layers, and at least one of the conductive paths of the intermediate substrate passes through the conductive layers and through the dielectric substrates.
24. The structure of claim 22 wherein the dielectric substrate or substrates are made of bis-maleimide triazine (BT).
25. An intermediate substrate for providing interconnects between an integrated circuit die and a printed circuit board, the intermediate substrate comprising:
a plurality of dielectric substrates attached to each other and comprising a top dielectric substrate and one or more dielectric substrates below the top dielectric substrate;
one or more first conductive contact pads attachable to circuitry above the intermediate substrate;
one or more second conductive contact pads attachable to circuitry below the intermediate substrate;
one or more conductive paths each of which passes through at least one of the dielectric substrates and connects at least one first contact pad to at least one second contact pad;
wherein all the dielectric substrates are made of the same material;
wherein at least a first portion of each of the one or more first contact pads is formed below the top dielectric substrate, and a corresponding via is provided through at least the top dielectric substrate, the via terminating at the first portion of the first contact pad.
26. The structure of claim 25 wherein the adjacent dielectric substrates are separated by conductive layers, and at least one of the conductive paths of the intermediate substrate passes through the conductive layers and through the dielectric substrates.
27. The structure of claim 25 wherein the dielectric substrates are made of an organic material.
28. The structure of claim 25 wherein the dielectric substrates are made of bis-maleimide triazine (BT).
29. A structure comprising:
(1) a first structure comprising:
a semiconductor substrate;
one or more first conductive contact pads attachable to circuitry placed above the first structure;
one or more second conductive contact pads attachable to circuitry placed below the first structure; and
one or more conductive paths passing through the semiconductor substrate and connecting at least one of the first contact pads to at least one of the second contact pads;
wherein each of the second contact pads is provided by a conductor formed in a corresponding via in the semiconductor substrate and protruding downward out of the via and out of the first structure at a bottom surface of the first structure, the conductor providing a downward protrusion underneath the via at the bottom surface of the first structure;
(2) a second structure comprising:
a second semiconductor substrate;
a dielectric layer overlying the second semiconductor substrate;
one or more first conductive contact pads attachable to circuitry above the second structure;
wherein each of the one or more first contact pads of the second structure is formed in a corresponding via in the top surface of the second structure, each via extending into the dielectric layer;
wherein the protrusions formed by the conductors of the first structure are inserted into the corresponding vias of the second structure and attached to the first contact pads of the second structure in the vias in the second structure.
30. The structure of claim 29 wherein the second structure further comprises:
one or more second conductive contact pads attachable to circuitry below the second structure; and
one or more conductive paths each of which passes through the second semiconductor substrate and connects at least one first contact pad of the second structure to at least one second contact pad of the second structure.
31. The structure of claim 29 wherein the second structure is an interposer which is an intermediate integrated circuit packaging substrate.
32. The structure of claim 29 wherein the bottom surface of the first semiconductor substrate is spaced from the top surface of the second structure.
33. The structure of claim 32 wherein a spacing between the bottom surface of the first semiconductor substrate and the top surface of the second structure is at least 5 μm.
34. The structure of claim 29 wherein at least a portion of the bottom surface of the first semiconductor substrate is not covered by any dielectric layer in the first structure.
35. The structure of claim 29 wherein at least 10 μm of each protrusion is inside of the corresponding via.
36. A structure comprising:
(1) a first structure comprising:
a first semiconductor substrate;
one or more first conductive contact pads attachable to circuitry placed above the first structure;
one or more second conductive contact pads attachable to circuitry placed below the first structure; and
one or more conductive paths passing through the first semiconductor substrate and connecting at least one of the first contact pads to at least one of the second contact pads;
wherein each of the second contact pads protrudes out at a bottom surface of the first structure;
(2) a second substrate comprising:
a second semiconductor substrate;
a dielectric layer overlying the second semiconductor substrate;
one or more first conductive contact pads attachable to circuitry above the second structure;
wherein each of the one or more first contact pads of the second structure is formed in a corresponding via in the top surface of the second structure, each via extending into the dielectric layer;
wherein the protruding second contact pads of the first structure are inserted into the corresponding vias of the second structure and soldered in the vias to the first contact pads of the second structure with solder.
37. The structure of claim 36 a spacing between the bottom surface of the first semiconductor substrate and the top surface of the second structure is at least 5 μm.
38. The structure of claim 36 wherein at least a portion of the bottom surface of the first semiconductor substrate is not covered by any dielectric layer in the first structure.
39. The structure of claim 36 wherein at least 10 μm of each protrusion is inside of the corresponding via.
40. An integrated circuit comprising:
a semiconductor substrate;
a dielectric layer overlying the semiconductor substrate;
one or more first conductive contact pads attachable to circuitry above the integrated circuit;
wherein a first portion of each of the one or more first contact pads is formed below the dielectric layer, and a corresponding via is provided through the dielectric layer, the via terminating at the first portion of the first contact pad;
wherein each of the one or more first contact pads comprises a second portion formed on the sidewalls of the via, the first and second portions allowing insertion into the via of a contact pad external to the integrated circuit for attachment to the first contact pad.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/136,799 US20050212127A1 (en) | 2003-12-17 | 2005-05-24 | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/739,788 US7049170B2 (en) | 2003-12-17 | 2003-12-17 | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities |
US11/136,799 US20050212127A1 (en) | 2003-12-17 | 2005-05-24 | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/739,788 Division US7049170B2 (en) | 2003-12-17 | 2003-12-17 | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050212127A1 true US20050212127A1 (en) | 2005-09-29 |
Family
ID=34677712
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/739,788 Active 2024-07-19 US7049170B2 (en) | 2003-12-17 | 2003-12-17 | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities |
US10/798,540 Expired - Lifetime US7241675B2 (en) | 2003-12-17 | 2004-03-10 | Attachment of integrated circuit structures and other substrates to substrates with vias |
US11/136,799 Abandoned US20050212127A1 (en) | 2003-12-17 | 2005-05-24 | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities |
US11/253,492 Expired - Lifetime US7241641B2 (en) | 2003-12-17 | 2005-10-19 | Attachment of integrated circuit structures and other substrates to substrates with vias |
US11/253,490 Abandoned US20060076661A1 (en) | 2003-12-17 | 2005-10-19 | Attachment of integrated circuit structures and other substrates to substrates with vias |
US11/253,943 Expired - Lifetime US7186586B2 (en) | 2003-12-17 | 2005-10-19 | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/739,788 Active 2024-07-19 US7049170B2 (en) | 2003-12-17 | 2003-12-17 | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities |
US10/798,540 Expired - Lifetime US7241675B2 (en) | 2003-12-17 | 2004-03-10 | Attachment of integrated circuit structures and other substrates to substrates with vias |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/253,492 Expired - Lifetime US7241641B2 (en) | 2003-12-17 | 2005-10-19 | Attachment of integrated circuit structures and other substrates to substrates with vias |
US11/253,490 Abandoned US20060076661A1 (en) | 2003-12-17 | 2005-10-19 | Attachment of integrated circuit structures and other substrates to substrates with vias |
US11/253,943 Expired - Lifetime US7186586B2 (en) | 2003-12-17 | 2005-10-19 | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities |
Country Status (2)
Country | Link |
---|---|
US (6) | US7049170B2 (en) |
WO (1) | WO2005059998A1 (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090002963A1 (en) * | 2007-06-27 | 2009-01-01 | Cooney Robert C | Method of attaching die to circuit board with an intermediate interposer |
US20090278238A1 (en) * | 2008-05-12 | 2009-11-12 | Texas Instruments Inc | Tsvs having chemically exposed tsv tips for integrated circuit devices |
US20100047963A1 (en) * | 2008-08-19 | 2010-02-25 | Dean Wang | Through Silicon Via Bonding Structure |
US20110085314A1 (en) * | 2007-08-16 | 2011-04-14 | Michael Franz | Electrical circuit system and method for producing an electrical circuit system |
CN102176431A (en) * | 2010-10-12 | 2011-09-07 | 日月光半导体制造股份有限公司 | Semiconductor assembly and semiconductor packaging structure having the semiconductor assembly |
US20110304027A1 (en) * | 2010-06-09 | 2011-12-15 | Hynix Semiconductor Inc. | Semiconductor chip with through electrodes and method for manufacturing the same |
US8823133B2 (en) | 2011-03-29 | 2014-09-02 | Xilinx, Inc. | Interposer having an inductor |
US9330823B1 (en) * | 2011-12-19 | 2016-05-03 | Xilinx, Inc. | Integrated circuit structure with inductor in silicon interposer |
US9337138B1 (en) | 2012-03-09 | 2016-05-10 | Xilinx, Inc. | Capacitors within an interposer coupled to supply and ground planes of a substrate |
US9406738B2 (en) | 2011-07-20 | 2016-08-02 | Xilinx, Inc. | Inductive structure formed using through silicon vias |
US9748106B2 (en) * | 2016-01-21 | 2017-08-29 | Micron Technology, Inc. | Method for fabricating semiconductor package |
Families Citing this family (330)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6989586B2 (en) * | 2003-03-31 | 2006-01-24 | Intel Corporation | Integrated circuit packages with reduced stress on die and associated substrates, assemblies, and systems |
TWI245381B (en) * | 2003-08-14 | 2005-12-11 | Via Tech Inc | Electrical package and process thereof |
KR100541655B1 (en) * | 2004-01-07 | 2006-01-11 | 삼성전자주식회사 | Package circuit board and package using thereof |
US7902678B2 (en) * | 2004-03-29 | 2011-03-08 | Nec Corporation | Semiconductor device and manufacturing method thereof |
JP4628008B2 (en) * | 2004-03-31 | 2011-02-09 | セイコーインスツル株式会社 | Electronic circuit device having a silicon substrate |
US20050277226A1 (en) * | 2004-05-28 | 2005-12-15 | Yinon Degani | High density flip chip interconnections |
JP4865197B2 (en) | 2004-06-30 | 2012-02-01 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US7279407B2 (en) | 2004-09-02 | 2007-10-09 | Micron Technology, Inc. | Selective nickel plating of aluminum, copper, and tungsten structures |
US20060068576A1 (en) * | 2004-09-30 | 2006-03-30 | Burdick William E Jr | Lithography transfer for high density interconnect circuits |
US7394158B2 (en) * | 2004-10-21 | 2008-07-01 | Siliconix Technology C.V. | Solderable top metal for SiC device |
US7812441B2 (en) | 2004-10-21 | 2010-10-12 | Siliconix Technology C.V. | Schottky diode with improved surge capability |
JP4524454B2 (en) * | 2004-11-19 | 2010-08-18 | ルネサスエレクトロニクス株式会社 | Electronic device and manufacturing method thereof |
DE102005010272A1 (en) * | 2005-03-03 | 2006-09-14 | Infineon Technologies Ag | Semiconductor component and method for producing a semiconductor device |
JP4787559B2 (en) * | 2005-07-26 | 2011-10-05 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
DE102005036824A1 (en) * | 2005-08-04 | 2007-03-29 | Siemens Ag | Chip module for installation in sensor chip cards for fluidic applications and method for producing such a chip module |
US20070045844A1 (en) * | 2005-08-24 | 2007-03-01 | Andry Paul S | Alpha particle shields in chip packaging |
US7863187B2 (en) | 2005-09-01 | 2011-01-04 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US8319343B2 (en) * | 2005-09-21 | 2012-11-27 | Agere Systems Llc | Routing under bond pad for the replacement of an interconnect layer |
US7952206B2 (en) * | 2005-09-27 | 2011-05-31 | Agere Systems Inc. | Solder bump structure for flip chip semiconductor devices and method of manufacture therefore |
US8368165B2 (en) | 2005-10-20 | 2013-02-05 | Siliconix Technology C. V. | Silicon carbide Schottky diode |
US8552560B2 (en) * | 2005-11-18 | 2013-10-08 | Lsi Corporation | Alternate pad structures/passivation inegration schemes to reduce or eliminate IMC cracking in post wire bonded dies during Cu/Low-K BEOL processing |
KR20070062927A (en) * | 2005-12-13 | 2007-06-18 | 신에쓰 가가꾸 고교 가부시끼가이샤 | Process for producing flip-chip type semiconductor device and semiconductor device produced by the process |
US7462784B2 (en) * | 2006-05-02 | 2008-12-09 | Ibiden Co., Ltd. | Heat resistant substrate incorporated circuit wiring board |
US7402501B2 (en) * | 2006-05-04 | 2008-07-22 | Intel Corporation | Method of manufacturing a coaxial trace in a surrounding material, coaxial trace formed thereby, and semiconducting material containing same |
AT9551U1 (en) * | 2006-05-16 | 2007-11-15 | Austria Tech & System Tech | METHOD FOR FIXING AN ELECTRONIC COMPONENT ON A PCB AND A SYSTEM CONSISTING OF A PCB AND AT LEAST ONE ELECTRONIC COMPONENT |
US7462509B2 (en) * | 2006-05-16 | 2008-12-09 | International Business Machines Corporation | Dual-sided chip attached modules |
CN101473433B (en) * | 2006-06-20 | 2011-12-07 | Nxp股份有限公司 | Power amplifier assembly |
US20080012099A1 (en) * | 2006-07-11 | 2008-01-17 | Shing Yeh | Electronic assembly and manufacturing method having a reduced need for wire bonds |
EP2047514A4 (en) | 2006-07-31 | 2010-12-01 | Vishay Siliconix | Molybdenum barrier metal for sic schottky diode and process of manufacture |
US7473577B2 (en) * | 2006-08-11 | 2009-01-06 | International Business Machines Corporation | Integrated chip carrier with compliant interconnect |
US8021981B2 (en) | 2006-08-30 | 2011-09-20 | Micron Technology, Inc. | Redistribution layers for microfeature workpieces, and associated systems and methods |
JP2008084959A (en) * | 2006-09-26 | 2008-04-10 | Shinko Electric Ind Co Ltd | Semiconductor device and manufacturing method thereof |
US7901989B2 (en) | 2006-10-10 | 2011-03-08 | Tessera, Inc. | Reconstituted wafer level stacking |
US8513789B2 (en) | 2006-10-10 | 2013-08-20 | Tessera, Inc. | Edge connect wafer level stacking with leads extending along edges |
US7829438B2 (en) | 2006-10-10 | 2010-11-09 | Tessera, Inc. | Edge connect wafer level stacking |
US7759166B2 (en) * | 2006-10-17 | 2010-07-20 | Tessera, Inc. | Microelectronic packages fabricated at the wafer level and methods therefor |
US20080131996A1 (en) * | 2006-12-05 | 2008-06-05 | Gene Wu | Reverse build-up process for fine bump pitch approach |
US20080136038A1 (en) * | 2006-12-06 | 2008-06-12 | Sergey Savastiouk | Integrated circuits with conductive features in through holes passing through other conductive features and through a semiconductor substrate |
US7952195B2 (en) | 2006-12-28 | 2011-05-31 | Tessera, Inc. | Stacked packages with bridging traces |
US20080217183A1 (en) * | 2007-03-09 | 2008-09-11 | Sriram Muthukumar | Electropolishing metal features on a semiconductor wafer |
US20080242003A1 (en) * | 2007-03-26 | 2008-10-02 | National Semiconductor Corporation | Integrated circuit devices with integral heat sinks |
FR2914460B1 (en) * | 2007-03-30 | 2009-08-21 | Oberthur Card Syst Sa | THIN ELECTRONIC MODULE FOR MICROCIRCUIT BOARD. |
US7528492B2 (en) * | 2007-05-24 | 2009-05-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Test patterns for detecting misalignment of through-wafer vias |
US8476735B2 (en) | 2007-05-29 | 2013-07-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Programmable semiconductor interposer for electronic package and method of forming |
US7841080B2 (en) * | 2007-05-30 | 2010-11-30 | Intel Corporation | Multi-chip packaging using an interposer with through-vias |
US7514797B2 (en) * | 2007-05-31 | 2009-04-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-die wafer level packaging |
US8067814B2 (en) * | 2007-06-01 | 2011-11-29 | Panasonic Corporation | Semiconductor device and method of manufacturing the same |
US7939941B2 (en) * | 2007-06-27 | 2011-05-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Formation of through via before contact processing |
US7825517B2 (en) | 2007-07-16 | 2010-11-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for packaging semiconductor dies having through-silicon vias |
WO2009017758A2 (en) | 2007-07-27 | 2009-02-05 | Tessera, Inc. | Reconstituted wafer stack packaging with after-applied pad extensions |
TWI341554B (en) * | 2007-08-02 | 2011-05-01 | Enthone | Copper metallization of through silicon via |
JP5645662B2 (en) | 2007-08-03 | 2014-12-24 | テッセラ,インコーポレイテッド | Method for manufacturing stacked microelectronic assembly and stacked microelectronic unit |
US8455766B2 (en) * | 2007-08-08 | 2013-06-04 | Ibiden Co., Ltd. | Substrate with low-elasticity layer and low-thermal-expansion layer |
US8043895B2 (en) | 2007-08-09 | 2011-10-25 | Tessera, Inc. | Method of fabricating stacked assembly including plurality of stacked microelectronic elements |
US9398453B2 (en) * | 2007-08-17 | 2016-07-19 | Qualcomm Incorporated | Ad hoc service provider's ability to provide service for a wireless network |
US7973413B2 (en) | 2007-08-24 | 2011-07-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-substrate via for semiconductor device |
US7888257B2 (en) * | 2007-10-10 | 2011-02-15 | Agere Systems Inc. | Integrated circuit package including wire bonds |
US8476769B2 (en) * | 2007-10-17 | 2013-07-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-silicon vias and methods for forming the same |
US8183698B2 (en) * | 2007-10-31 | 2012-05-22 | Agere Systems Inc. | Bond pad support structure for semiconductor device |
US8227902B2 (en) * | 2007-11-26 | 2012-07-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structures for preventing cross-talk between through-silicon vias and integrated circuits |
US7588993B2 (en) * | 2007-12-06 | 2009-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Alignment for backside illumination sensor |
US8304909B2 (en) * | 2007-12-19 | 2012-11-06 | Intel Corporation | IC solder reflow method and materials |
US8399973B2 (en) | 2007-12-20 | 2013-03-19 | Mosaid Technologies Incorporated | Data storage and stackable configurations |
US7843064B2 (en) | 2007-12-21 | 2010-11-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and process for the formation of TSVs |
US8671476B2 (en) * | 2008-02-05 | 2014-03-18 | Standard Textile Co., Inc. | Woven contoured bed sheet with elastomeric yarns |
US7898063B2 (en) * | 2008-02-16 | 2011-03-01 | International Business Machines Corporation | Through substrate annular via including plug filler |
US20090212420A1 (en) * | 2008-02-22 | 2009-08-27 | Harry Hedler | integrated circuit device and method for fabricating same |
US20090212438A1 (en) * | 2008-02-26 | 2009-08-27 | Franz Kreupl | Integrated circuit device comprising conductive vias and method of making the same |
US8247267B2 (en) * | 2008-03-11 | 2012-08-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer level IC assembly method |
US7880293B2 (en) * | 2008-03-25 | 2011-02-01 | Stats Chippac, Ltd. | Wafer integrated with permanent carrier and method therefor |
KR101052870B1 (en) * | 2008-04-21 | 2011-07-29 | 주식회사 하이닉스반도체 | A laminated semiconductor package having a through electrode, a circuit board having the same, a semiconductor package having the same, and a semiconductor package |
US8853830B2 (en) * | 2008-05-14 | 2014-10-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | System, structure, and method of manufacturing a semiconductor substrate stack |
US8395902B2 (en) * | 2008-05-21 | 2013-03-12 | International Business Machines Corporation | Modular chip stack and packaging technology with voltage segmentation, regulation, integrated decoupling capacitance and cooling structure and process |
US8018738B2 (en) * | 2008-06-02 | 2011-09-13 | Oracle America, Inc., | Voltage regulator attach for high current chip applications |
US7745920B2 (en) * | 2008-06-10 | 2010-06-29 | Micron Technology, Inc. | Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices |
US8680662B2 (en) | 2008-06-16 | 2014-03-25 | Tessera, Inc. | Wafer level edge stacking |
US8288872B2 (en) | 2008-08-05 | 2012-10-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through silicon via layout |
US8399273B2 (en) * | 2008-08-18 | 2013-03-19 | Tsmc Solid State Lighting Ltd. | Light-emitting diode with current-spreading region |
US20100062693A1 (en) * | 2008-09-05 | 2010-03-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Two step method and apparatus for polishing metal and other films in semiconductor manufacturing |
US8278152B2 (en) * | 2008-09-08 | 2012-10-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonding process for CMOS image sensor |
US9524945B2 (en) | 2010-05-18 | 2016-12-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with L-shaped non-metal sidewall protection structure |
US7820485B2 (en) * | 2008-09-29 | 2010-10-26 | Freescale Semiconductor, Inc. | Method of forming a package with exposed component surfaces |
US8415203B2 (en) * | 2008-09-29 | 2013-04-09 | Freescale Semiconductor, Inc. | Method of forming a semiconductor package including two devices |
KR20100037300A (en) * | 2008-10-01 | 2010-04-09 | 삼성전자주식회사 | Method of forming semiconductor device having embedded interposer |
US8653648B2 (en) * | 2008-10-03 | 2014-02-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Zigzag pattern for TSV copper adhesion |
US7928534B2 (en) | 2008-10-09 | 2011-04-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bond pad connection to redistribution lines having tapered profiles |
US8030780B2 (en) | 2008-10-16 | 2011-10-04 | Micron Technology, Inc. | Semiconductor substrates with unitary vias and via terminals, and associated systems and methods |
US8097953B2 (en) * | 2008-10-28 | 2012-01-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three-dimensional integrated circuit stacking-joint interface structure |
US8624360B2 (en) | 2008-11-13 | 2014-01-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cooling channels in 3DIC stacks |
US8158456B2 (en) * | 2008-12-05 | 2012-04-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming stacked dies |
US7989318B2 (en) | 2008-12-08 | 2011-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for stacking semiconductor dies |
US8513119B2 (en) | 2008-12-10 | 2013-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming bump structure having tapered sidewalls for stacked dies |
US8736050B2 (en) | 2009-09-03 | 2014-05-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Front side copper post joint structure for temporary bond in TSV application |
TW201025462A (en) * | 2008-12-17 | 2010-07-01 | United Test Ct Inc | Semiconductor device and method for fabricating the same |
US8264077B2 (en) * | 2008-12-29 | 2012-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Backside metal of redistribution line with silicide layer on through-silicon via of semiconductor chips |
US7910473B2 (en) * | 2008-12-31 | 2011-03-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-silicon via with air gap |
US20100171197A1 (en) * | 2009-01-05 | 2010-07-08 | Hung-Pin Chang | Isolation Structure for Stacked Dies |
US8749027B2 (en) * | 2009-01-07 | 2014-06-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Robust TSV structure |
US8501587B2 (en) * | 2009-01-13 | 2013-08-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked integrated chips and methods of fabrication thereof |
US8399354B2 (en) | 2009-01-13 | 2013-03-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-silicon via with low-K dielectric liner |
US8168529B2 (en) * | 2009-01-26 | 2012-05-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Forming seal ring in an integrated circuit die |
US8314483B2 (en) | 2009-01-26 | 2012-11-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | On-chip heat spreader |
US8820728B2 (en) * | 2009-02-02 | 2014-09-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor wafer carrier |
US8704375B2 (en) * | 2009-02-04 | 2014-04-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Barrier structures and methods for through substrate vias |
US7894230B2 (en) | 2009-02-24 | 2011-02-22 | Mosaid Technologies Incorporated | Stacked semiconductor devices including a master device |
US9142586B2 (en) | 2009-02-24 | 2015-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pad design for backside illuminated image sensor |
US8531565B2 (en) | 2009-02-24 | 2013-09-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Front side implanted guard ring structure for backside illuminated image sensor |
US7932608B2 (en) * | 2009-02-24 | 2011-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-silicon via formed with a post passivation interconnect structure |
JP4833307B2 (en) * | 2009-02-24 | 2011-12-07 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Semiconductor module, terminal plate, method for manufacturing terminal plate, and method for manufacturing semiconductor module |
KR20100096879A (en) * | 2009-02-25 | 2010-09-02 | 삼성전자주식회사 | Devices including copper pads, stacked structures thereof and methods of manufacturing the same |
US8643149B2 (en) * | 2009-03-03 | 2014-02-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stress barrier structures for semiconductor chips |
US9299648B2 (en) * | 2009-03-04 | 2016-03-29 | Stats Chippac Ltd. | Integrated circuit packaging system with patterned substrate and method of manufacture thereof |
US8067306B2 (en) | 2010-02-26 | 2011-11-29 | Stats Chippac Ltd. | Integrated circuit packaging system with exposed conductor and method of manufacture thereof |
US8487444B2 (en) * | 2009-03-06 | 2013-07-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three-dimensional system-in-package architecture |
US8466542B2 (en) | 2009-03-13 | 2013-06-18 | Tessera, Inc. | Stacked microelectronic assemblies having vias extending through bond pads |
US8344513B2 (en) | 2009-03-23 | 2013-01-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Barrier for through-silicon via |
US8531015B2 (en) | 2009-03-26 | 2013-09-10 | Stats Chippac, Ltd. | Semiconductor device and method of forming a thin wafer without a carrier |
US8829355B2 (en) * | 2009-03-27 | 2014-09-09 | Ibiden Co., Ltd. | Multilayer printed wiring board |
US8329578B2 (en) * | 2009-03-27 | 2012-12-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Via structure and via etching process of forming the same |
US8232140B2 (en) | 2009-03-27 | 2012-07-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for ultra thin wafer handling and processing |
US8552563B2 (en) | 2009-04-07 | 2013-10-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three-dimensional semiconductor architecture |
US8691664B2 (en) * | 2009-04-20 | 2014-04-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Backside process for a substrate |
US8263492B2 (en) * | 2009-04-29 | 2012-09-11 | International Business Machines Corporation | Through substrate vias |
US8759949B2 (en) * | 2009-04-30 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer backside structures having copper pillars |
US8432038B2 (en) * | 2009-06-12 | 2013-04-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-silicon via structure and a process for forming the same |
US8689437B2 (en) * | 2009-06-24 | 2014-04-08 | International Business Machines Corporation | Method for forming integrated circuit assembly |
US8158489B2 (en) * | 2009-06-26 | 2012-04-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Formation of TSV backside interconnects by modifying carrier wafers |
US9305769B2 (en) | 2009-06-30 | 2016-04-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thin wafer handling method |
US8871609B2 (en) * | 2009-06-30 | 2014-10-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thin wafer handling structure and method |
US8247906B2 (en) | 2009-07-06 | 2012-08-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Supplying power to integrated circuits using a grid matrix formed of through-silicon vias |
US8264066B2 (en) * | 2009-07-08 | 2012-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Liner formation in 3DIC structures |
US8377816B2 (en) * | 2009-07-30 | 2013-02-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming electrical connections |
US8841766B2 (en) | 2009-07-30 | 2014-09-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US8859424B2 (en) | 2009-08-14 | 2014-10-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor wafer carrier and method of manufacturing |
US8048794B2 (en) * | 2009-08-18 | 2011-11-01 | International Business Machines Corporation | 3D silicon-silicon die stack structure and method for fine pitch interconnection and vertical heat transport |
US8344512B2 (en) * | 2009-08-20 | 2013-01-01 | International Business Machines Corporation | Three-dimensional silicon interposer for low voltage low power systems |
US8324738B2 (en) | 2009-09-01 | 2012-12-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned protection layer for copper post structure |
US8252665B2 (en) | 2009-09-14 | 2012-08-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protection layer for adhesive material at wafer edge |
US8791549B2 (en) | 2009-09-22 | 2014-07-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer backside interconnect structure connected to TSVs |
CN102033877A (en) * | 2009-09-27 | 2011-04-27 | 阿里巴巴集团控股有限公司 | Search method and device |
US8647925B2 (en) * | 2009-10-01 | 2014-02-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Surface modification for handling wafer thinning process |
US8264067B2 (en) * | 2009-10-09 | 2012-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through silicon via (TSV) wire bond architecture |
US7969013B2 (en) * | 2009-10-22 | 2011-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through silicon via with dummy structure and method for forming the same |
KR101585216B1 (en) * | 2009-10-28 | 2016-01-13 | 삼성전자주식회사 | Semiconductor chip and wafer stack package using the same and method of manufacturing the same |
US8659155B2 (en) * | 2009-11-05 | 2014-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps |
US8283745B2 (en) | 2009-11-06 | 2012-10-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating backside-illuminated image sensor |
US8405201B2 (en) * | 2009-11-09 | 2013-03-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-silicon via structure |
TWI470749B (en) * | 2009-12-23 | 2015-01-21 | Ind Tech Res Inst | Thermal conductive and electrical insulation complex film and chip package structure utilizing the same |
EP2339627A1 (en) * | 2009-12-24 | 2011-06-29 | Imec | Window interposed die packaging |
US8017439B2 (en) * | 2010-01-26 | 2011-09-13 | Texas Instruments Incorporated | Dual carrier for joining IC die or wafers to TSV wafers |
US10297550B2 (en) | 2010-02-05 | 2019-05-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D IC architecture with interposer and interconnect structure for bonding dies |
US8610270B2 (en) * | 2010-02-09 | 2013-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and semiconductor assembly with lead-free solder |
US8252682B2 (en) * | 2010-02-12 | 2012-08-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for thinning a wafer |
US8390009B2 (en) | 2010-02-16 | 2013-03-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Light-emitting diode (LED) package systems |
US8237272B2 (en) * | 2010-02-16 | 2012-08-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conductive pillar structure for semiconductor substrate and method of manufacture |
US8222139B2 (en) | 2010-03-30 | 2012-07-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Chemical mechanical polishing (CMP) processing of through-silicon via (TSV) and contact plug simultaneously |
US8466059B2 (en) | 2010-03-30 | 2013-06-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-layer interconnect structure for stacked dies |
US8507940B2 (en) | 2010-04-05 | 2013-08-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Heat dissipation by through silicon plugs |
US8174124B2 (en) | 2010-04-08 | 2012-05-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dummy pattern in wafer backside routing |
US8455995B2 (en) | 2010-04-16 | 2013-06-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | TSVs with different sizes in interposers for bonding dies |
US9293366B2 (en) | 2010-04-28 | 2016-03-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-substrate vias with improved connections |
US8519538B2 (en) | 2010-04-28 | 2013-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Laser etch via formation |
US8441124B2 (en) | 2010-04-29 | 2013-05-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US8674513B2 (en) | 2010-05-13 | 2014-03-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structures for substrate |
US8866301B2 (en) | 2010-05-18 | 2014-10-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers with interconnection structures |
TWI572750B (en) | 2010-05-24 | 2017-03-01 | 安頌股份有限公司 | Copper filling of through silicon vias |
US9048233B2 (en) | 2010-05-26 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers |
US8471358B2 (en) | 2010-06-01 | 2013-06-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D inductor and transformer |
US9059026B2 (en) | 2010-06-01 | 2015-06-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3-D inductor and transformer |
US9018758B2 (en) | 2010-06-02 | 2015-04-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall spacer and metal top cap |
US8362591B2 (en) | 2010-06-08 | 2013-01-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuits and methods of forming the same |
US8411459B2 (en) | 2010-06-10 | 2013-04-02 | Taiwan Semiconductor Manufacturing Company, Ltd | Interposer-on-glass package structures |
US8500182B2 (en) | 2010-06-17 | 2013-08-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Vacuum wafer carriers for strengthening thin wafers |
US8896136B2 (en) | 2010-06-30 | 2014-11-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Alignment mark and method of formation |
US8319336B2 (en) | 2010-07-08 | 2012-11-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reduction of etch microloading for through silicon vias |
US8338939B2 (en) | 2010-07-12 | 2012-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | TSV formation processes using TSV-last approach |
US8999179B2 (en) | 2010-07-13 | 2015-04-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conductive vias in a substrate |
CN102202827A (en) * | 2010-07-20 | 2011-09-28 | 联发软件设计(深圳)有限公司 | A tin pre-coating method used for a multicolumn quad flat no-lead chip and a rework method |
US8722540B2 (en) | 2010-07-22 | 2014-05-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Controlling defects in thin wafer handling |
US8598695B2 (en) | 2010-07-23 | 2013-12-03 | Tessera, Inc. | Active chip on carrier or laminated chip having microelectronic element embedded therein |
US9299594B2 (en) | 2010-07-27 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate bonding system and method of modifying the same |
US8674510B2 (en) | 2010-07-29 | 2014-03-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three-dimensional integrated circuit structure having improved power and thermal management |
US8846499B2 (en) | 2010-08-17 | 2014-09-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Composite carrier structure |
US8546254B2 (en) | 2010-08-19 | 2013-10-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps using patterned anodes |
US8507358B2 (en) | 2010-08-27 | 2013-08-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Composite wafer semiconductor |
US8693163B2 (en) | 2010-09-01 | 2014-04-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cylindrical embedded capacitors |
US8928159B2 (en) * | 2010-09-02 | 2015-01-06 | Taiwan Semiconductor Manufacturing & Company, Ltd. | Alignment marks in substrate having through-substrate via (TSV) |
US8502338B2 (en) | 2010-09-09 | 2013-08-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-substrate via waveguides |
US8039385B1 (en) * | 2010-09-13 | 2011-10-18 | Texas Instruments Incorporated | IC devices having TSVS including protruding tips having IMC blocking tip ends |
US8928127B2 (en) | 2010-09-24 | 2015-01-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Noise decoupling structure with through-substrate vias |
US8525343B2 (en) | 2010-09-28 | 2013-09-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Device with through-silicon via (TSV) and method of forming the same |
US8580682B2 (en) | 2010-09-30 | 2013-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cost-effective TSV formation |
US9190325B2 (en) | 2010-09-30 | 2015-11-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | TSV formation |
US8572840B2 (en) * | 2010-09-30 | 2013-11-05 | International Business Machines Corporation | Method of attaching an electronic module power supply |
US8836116B2 (en) | 2010-10-21 | 2014-09-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer level packaging of micro-electro-mechanical systems (MEMS) and complementary metal-oxide-semiconductor (CMOS) substrates |
US8519409B2 (en) | 2010-11-15 | 2013-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Light emitting diode components integrated with thermoelectric devices |
US8567837B2 (en) | 2010-11-24 | 2013-10-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reconfigurable guide pin design for centering wafers having different sizes |
JP2012119601A (en) * | 2010-12-03 | 2012-06-21 | Nec Corp | Interposer and semiconductor device |
US9153462B2 (en) | 2010-12-09 | 2015-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Spin chuck for thin wafer cleaning |
US8773866B2 (en) | 2010-12-10 | 2014-07-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Radio-frequency packaging with reduced RF loss |
TWI445155B (en) * | 2011-01-06 | 2014-07-11 | Advanced Semiconductor Eng | Stacked semiconductor package and method for making the same |
US20120175772A1 (en) * | 2011-01-07 | 2012-07-12 | Leung Andrew K | Alternative surface finishes for flip-chip ball grid arrays |
US8236584B1 (en) | 2011-02-11 | 2012-08-07 | Tsmc Solid State Lighting Ltd. | Method of forming a light emitting diode emitter substrate with highly reflective metal bonding |
US9059262B2 (en) | 2011-02-24 | 2015-06-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuits including conductive structures through a substrate and methods of making the same |
KR101780423B1 (en) * | 2011-03-18 | 2017-09-22 | 삼성전자주식회사 | Semiconductor device and method of forming the same |
KR101739939B1 (en) * | 2011-03-16 | 2017-05-26 | 삼성전자주식회사 | Method of forming semiconductor device |
US8487410B2 (en) | 2011-04-13 | 2013-07-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-silicon vias for semicondcutor substrate and method of manufacture |
US8716128B2 (en) | 2011-04-14 | 2014-05-06 | Tsmc Solid State Lighting Ltd. | Methods of forming through silicon via openings |
US8546235B2 (en) | 2011-05-05 | 2013-10-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuits including metal-insulator-metal capacitors and methods of forming the same |
US8803269B2 (en) * | 2011-05-05 | 2014-08-12 | Cisco Technology, Inc. | Wafer scale packaging platform for transceivers |
US8481425B2 (en) | 2011-05-16 | 2013-07-09 | United Microelectronics Corp. | Method for fabricating through-silicon via structure |
US8674883B2 (en) | 2011-05-24 | 2014-03-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Antenna using through-silicon via |
US8900994B2 (en) | 2011-06-09 | 2014-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for producing a protective structure |
US8552485B2 (en) | 2011-06-15 | 2013-10-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure having metal-insulator-metal capacitor structure |
US8587127B2 (en) | 2011-06-15 | 2013-11-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structures and methods of forming the same |
US8822336B2 (en) | 2011-06-16 | 2014-09-02 | United Microelectronics Corp. | Through-silicon via forming method |
JP5808586B2 (en) * | 2011-06-21 | 2015-11-10 | 新光電気工業株式会社 | Manufacturing method of interposer |
US8766409B2 (en) | 2011-06-24 | 2014-07-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and structure for through-silicon via (TSV) with diffused isolation well |
US8531035B2 (en) | 2011-07-01 | 2013-09-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect barrier structure and method |
US8828745B2 (en) | 2011-07-06 | 2014-09-09 | United Microelectronics Corp. | Method for manufacturing through-silicon via |
US8872345B2 (en) | 2011-07-07 | 2014-10-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Forming grounded through-silicon vias in a semiconductor substrate |
US8525168B2 (en) * | 2011-07-11 | 2013-09-03 | International Business Machines Corporation | Integrated circuit (IC) test probe |
US8604491B2 (en) | 2011-07-21 | 2013-12-10 | Tsmc Solid State Lighting Ltd. | Wafer level photonic device die structure and method of making the same |
US8445296B2 (en) | 2011-07-22 | 2013-05-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and methods for end point determination in reactive ion etching |
US8691691B2 (en) | 2011-07-29 | 2014-04-08 | International Business Machines Corporation | TSV pillar as an interconnecting structure |
US8809073B2 (en) | 2011-08-03 | 2014-08-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and methods for de-embedding through substrate vias |
US9159907B2 (en) | 2011-08-04 | 2015-10-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Hybrid film for protecting MTJ stacks of MRAM |
US8748284B2 (en) | 2011-08-12 | 2014-06-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of manufacturing decoupling MIM capacitor designs for interposers |
US8525278B2 (en) | 2011-08-19 | 2013-09-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | MEMS device having chip scale packaging |
US8546886B2 (en) | 2011-08-24 | 2013-10-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Controlling the device performance by forming a stressed backside dielectric layer |
US8604619B2 (en) | 2011-08-31 | 2013-12-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through silicon via keep out zone formation along different crystal orientations |
KR20130032724A (en) * | 2011-09-23 | 2013-04-02 | 삼성전자주식회사 | Semiconductor package and method of forming the same |
US20130075268A1 (en) * | 2011-09-28 | 2013-03-28 | Micron Technology, Inc. | Methods of Forming Through-Substrate Vias |
KR20130037609A (en) * | 2011-10-06 | 2013-04-16 | 한국전자통신연구원 | Silicon interpower including backside inductor |
US8803322B2 (en) | 2011-10-13 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through substrate via structures and methods of forming the same |
US8659126B2 (en) | 2011-12-07 | 2014-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit ground shielding structure |
US9087838B2 (en) | 2011-10-25 | 2015-07-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for a high-K transformer with capacitive coupling |
US8610247B2 (en) | 2011-12-30 | 2013-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for a transformer with magnetic features |
US11127664B2 (en) | 2011-10-31 | 2021-09-21 | Unimicron Technology Corp. | Circuit board and manufacturing method thereof |
US8896089B2 (en) | 2011-11-09 | 2014-11-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interposers for semiconductor devices and methods of manufacture thereof |
US9390949B2 (en) | 2011-11-29 | 2016-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer debonding and cleaning apparatus and method of use |
US10381254B2 (en) | 2011-11-29 | 2019-08-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Wafer debonding and cleaning apparatus and method |
US11264262B2 (en) | 2011-11-29 | 2022-03-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer debonding and cleaning apparatus |
US8803316B2 (en) | 2011-12-06 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | TSV structures and methods for forming the same |
US8546953B2 (en) | 2011-12-13 | 2013-10-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Through silicon via (TSV) isolation structures for noise reduction in 3D integrated circuit |
US8890293B2 (en) | 2011-12-16 | 2014-11-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Guard ring for through vias |
US8580647B2 (en) | 2011-12-19 | 2013-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Inductors with through VIAS |
KR101677125B1 (en) | 2011-12-19 | 2016-11-29 | 인텔 코포레이션 | Pin grid interposer |
US8518823B2 (en) | 2011-12-23 | 2013-08-27 | United Microelectronics Corp. | Through silicon via and method of forming the same |
US8716859B2 (en) * | 2012-01-10 | 2014-05-06 | Intel Mobile Communications GmbH | Enhanced flip chip package |
US8757897B2 (en) | 2012-01-10 | 2014-06-24 | Invensas Corporation | Optical interposer |
US9323010B2 (en) | 2012-01-10 | 2016-04-26 | Invensas Corporation | Structures formed using monocrystalline silicon and/or other materials for optical and other applications |
US8609529B2 (en) | 2012-02-01 | 2013-12-17 | United Microelectronics Corp. | Fabrication method and structure of through silicon via |
US8618631B2 (en) | 2012-02-14 | 2013-12-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | On-chip ferrite bead inductor |
US10180547B2 (en) | 2012-02-23 | 2019-01-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Optical bench on substrate |
US9618712B2 (en) | 2012-02-23 | 2017-04-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Optical bench on substrate and method of making the same |
US8860114B2 (en) | 2012-03-02 | 2014-10-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for a fishbone differential capacitor |
US9293521B2 (en) | 2012-03-02 | 2016-03-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Concentric capacitor structure |
US9312432B2 (en) | 2012-03-13 | 2016-04-12 | Tsmc Solid State Lighting Ltd. | Growing an improved P-GaN layer of an LED through pressure ramping |
US9105628B1 (en) | 2012-03-29 | 2015-08-11 | Valery Dubin | Through substrate via (TSuV) structures and method of making the same |
US9139420B2 (en) | 2012-04-18 | 2015-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | MEMS device structure and methods of forming same |
US8691600B2 (en) | 2012-05-02 | 2014-04-08 | United Microelectronics Corp. | Method for testing through-silicon-via (TSV) structures |
US9583365B2 (en) | 2012-05-25 | 2017-02-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming interconnects for three dimensional integrated circuit |
US8691688B2 (en) | 2012-06-18 | 2014-04-08 | United Microelectronics Corp. | Method of manufacturing semiconductor structure |
US9275933B2 (en) | 2012-06-19 | 2016-03-01 | United Microelectronics Corp. | Semiconductor device |
US8900996B2 (en) | 2012-06-21 | 2014-12-02 | United Microelectronics Corp. | Through silicon via structure and method of fabricating the same |
US8525296B1 (en) | 2012-06-26 | 2013-09-03 | United Microelectronics Corp. | Capacitor structure and method of forming the same |
US8759210B2 (en) | 2012-07-19 | 2014-06-24 | International Business Machines Corporation | Control of silver in C4 metallurgy with plating process |
US8742578B2 (en) | 2012-07-19 | 2014-06-03 | International Business Machines Corporation | Solder volume compensation with C4 process |
US9006101B2 (en) * | 2012-08-31 | 2015-04-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure and method |
KR101366552B1 (en) * | 2012-09-20 | 2014-02-26 | 주식회사 동부하이텍 | A semiconductor device and a method of manufacturing the same |
US9343442B2 (en) | 2012-09-20 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passive devices in package-on-package structures and methods for forming the same |
KR101366554B1 (en) * | 2012-09-20 | 2014-02-26 | 주식회사 동부하이텍 | A semiconductor device and a method of manufacturing the same |
US8912844B2 (en) | 2012-10-09 | 2014-12-16 | United Microelectronics Corp. | Semiconductor structure and method for reducing noise therein |
TWI544599B (en) * | 2012-10-30 | 2016-08-01 | 矽品精密工業股份有限公司 | Fabrication method of package structure |
US9035457B2 (en) | 2012-11-29 | 2015-05-19 | United Microelectronics Corp. | Substrate with integrated passive devices and method of manufacturing the same |
EP2738827B1 (en) * | 2012-11-29 | 2022-04-06 | IMEC vzw | MIMCAP structure in a semiconductor device package |
US9034769B2 (en) * | 2012-12-12 | 2015-05-19 | Micron Technology, Inc. | Methods of selectively removing a substrate material |
US9123780B2 (en) | 2012-12-19 | 2015-09-01 | Invensas Corporation | Method and structures for heat dissipating interposers |
US8716104B1 (en) | 2012-12-20 | 2014-05-06 | United Microelectronics Corp. | Method of fabricating isolation structure |
US10032696B2 (en) | 2012-12-21 | 2018-07-24 | Nvidia Corporation | Chip package using interposer substrate with through-silicon vias |
US9123789B2 (en) | 2013-01-23 | 2015-09-01 | United Microelectronics Corp. | Chip with through silicon via electrode and method of forming the same |
US9490133B2 (en) | 2013-01-24 | 2016-11-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Etching apparatus |
US9484211B2 (en) | 2013-01-24 | 2016-11-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Etchant and etching process |
US9059241B2 (en) * | 2013-01-29 | 2015-06-16 | International Business Machines Corporation | 3D assembly for interposer bow |
US9041152B2 (en) | 2013-03-14 | 2015-05-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Inductor with magnetic material |
US8884398B2 (en) | 2013-04-01 | 2014-11-11 | United Microelectronics Corp. | Anti-fuse structure and programming method thereof |
US9287173B2 (en) | 2013-05-23 | 2016-03-15 | United Microelectronics Corp. | Through silicon via and process thereof |
US9123730B2 (en) | 2013-07-11 | 2015-09-01 | United Microelectronics Corp. | Semiconductor device having through silicon trench shielding structure surrounding RF circuit |
CN104282664B (en) * | 2013-07-12 | 2018-09-04 | 联华电子股份有限公司 | Semiconductor device with shielding construction |
US9449898B2 (en) | 2013-07-31 | 2016-09-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having backside interconnect structure through substrate via and method of forming the same |
US9024416B2 (en) | 2013-08-12 | 2015-05-05 | United Microelectronics Corp. | Semiconductor structure |
US8916471B1 (en) | 2013-08-26 | 2014-12-23 | United Microelectronics Corp. | Method for forming semiconductor structure having through silicon via for signal and shielding structure |
US9048223B2 (en) | 2013-09-03 | 2015-06-02 | United Microelectronics Corp. | Package structure having silicon through vias connected to ground potential |
US9117804B2 (en) | 2013-09-13 | 2015-08-25 | United Microelectronics Corporation | Interposer structure and manufacturing method thereof |
US9397051B2 (en) | 2013-12-03 | 2016-07-19 | Invensas Corporation | Warpage reduction in structures with electrical circuitry |
US9343359B2 (en) | 2013-12-25 | 2016-05-17 | United Microelectronics Corp. | Integrated structure and method for fabricating the same |
US20150187714A1 (en) * | 2013-12-26 | 2015-07-02 | Globalfoundries Singapore Pte. Ltd. | Integrated circuits including copper pillar structures and methods for fabricating the same |
US10340203B2 (en) | 2014-02-07 | 2019-07-02 | United Microelectronics Corp. | Semiconductor structure with through silicon via and method for fabricating and testing the same |
US9355997B2 (en) | 2014-03-12 | 2016-05-31 | Invensas Corporation | Integrated circuit assemblies with reinforcement frames, and methods of manufacture |
US20150262902A1 (en) | 2014-03-12 | 2015-09-17 | Invensas Corporation | Integrated circuits protected by substrates with cavities, and methods of manufacture |
US9852964B2 (en) * | 2014-03-24 | 2017-12-26 | Intel Corporation | Through-body via formation techniques |
US9472518B2 (en) * | 2014-04-04 | 2016-10-18 | Micron Technology, Inc. | Semiconductor structures including carrier wafers and methods of using such semiconductor structures |
MX365128B (en) * | 2014-04-18 | 2019-05-24 | Halliburton Energy Services Inc | High-temperature cycling bga packaging. |
US9165793B1 (en) | 2014-05-02 | 2015-10-20 | Invensas Corporation | Making electrical components in handle wafers of integrated circuit packages |
US9741649B2 (en) | 2014-06-04 | 2017-08-22 | Invensas Corporation | Integrated interposer solutions for 2D and 3D IC packaging |
US9412806B2 (en) | 2014-06-13 | 2016-08-09 | Invensas Corporation | Making multilayer 3D capacitors using arrays of upstanding rods or ridges |
US9252127B1 (en) | 2014-07-10 | 2016-02-02 | Invensas Corporation | Microelectronic assemblies with integrated circuits and interposers with cavities, and methods of manufacture |
TWI660476B (en) * | 2014-07-11 | 2019-05-21 | 矽品精密工業股份有限公司 | Package structure and method of manufacture |
TWI556385B (en) * | 2014-08-07 | 2016-11-01 | 財團法人工業技術研究院 | Semiconductor device, manufacturing method and stacking structure thereof |
US9373564B2 (en) | 2014-08-07 | 2016-06-21 | Industrial Technology Research Institute | Semiconductor device, manufacturing method and stacking structure thereof |
TWI710671B (en) | 2014-09-15 | 2020-11-21 | 美商麥德美樂思公司 | Levelers for copper deposition in microelectronics |
US9496154B2 (en) | 2014-09-16 | 2016-11-15 | Invensas Corporation | Use of underfill tape in microelectronic components, and microelectronic components with cavities coupled to through-substrate vias |
US9502469B2 (en) * | 2014-10-29 | 2016-11-22 | Qualcomm Incorporated | Electrically reconfigurable interposer with built-in resistive memory |
TWI566305B (en) * | 2014-10-29 | 2017-01-11 | 巨擘科技股份有限公司 | Method for manufacturing three-dimensional integrated circuit |
US9425174B1 (en) | 2014-11-18 | 2016-08-23 | Altera Corporation | Integrated circuit package with solderless interconnection structure |
US9786574B2 (en) * | 2015-05-21 | 2017-10-10 | Globalfoundries Inc. | Thin film based fan out and multi die package platform |
US9478504B1 (en) | 2015-06-19 | 2016-10-25 | Invensas Corporation | Microelectronic assemblies with cavities, and methods of fabrication |
US9780052B2 (en) | 2015-09-14 | 2017-10-03 | Micron Technology, Inc. | Collars for under-bump metal structures and associated systems and methods |
TWI605544B (en) * | 2015-11-25 | 2017-11-11 | 矽品精密工業股份有限公司 | Substrate structure and method of fabrication |
US9806018B1 (en) * | 2016-06-20 | 2017-10-31 | International Business Machines Corporation | Copper interconnect structures |
US11569176B2 (en) * | 2017-03-21 | 2023-01-31 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor device and method of manufacturing thereof |
US11101140B2 (en) * | 2017-11-10 | 2021-08-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of manufacture |
US10381322B1 (en) * | 2018-04-23 | 2019-08-13 | Sandisk Technologies Llc | Three-dimensional memory device containing self-aligned interlocking bonded structure and method of making the same |
CN108511327B (en) * | 2018-05-09 | 2020-05-22 | 中国电子科技集团公司第三十八研究所 | Manufacturing method of ultrathin silicon adapter plate without temporary bonding |
US10455707B1 (en) | 2018-08-10 | 2019-10-22 | Apple Inc. | Connection pad for embedded components in PCB packaging |
KR102518803B1 (en) * | 2018-10-24 | 2023-04-07 | 삼성전자주식회사 | Semiconductor package |
US11616019B2 (en) * | 2020-12-21 | 2023-03-28 | Nvidia Corp. | Semiconductor assembly |
US11875988B2 (en) | 2021-04-29 | 2024-01-16 | Nxp Usa, Inc. | Substrate pad and die pillar design modifications to enable extreme fine pitch flip chip (FC) joints |
US20230098054A1 (en) * | 2021-09-29 | 2023-03-30 | International Business Machines Corporation | Electronic substrate stacking |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4807021A (en) * | 1986-03-10 | 1989-02-21 | Kabushiki Kaisha Toshiba | Semiconductor device having stacking structure |
US5391514A (en) * | 1994-04-19 | 1995-02-21 | International Business Machines Corporation | Low temperature ternary C4 flip chip bonding method |
US5611140A (en) * | 1989-12-18 | 1997-03-18 | Epoxy Technology, Inc. | Method of forming electrically conductive polymer interconnects on electrical substrates |
US6163456A (en) * | 1998-01-30 | 2000-12-19 | Taiyo Yuden, Co., Ltd. | Hybrid module and methods for manufacturing and mounting thereof |
US6175158B1 (en) * | 1998-09-08 | 2001-01-16 | Lucent Technologies Inc. | Interposer for recessed flip-chip package |
US20010019178A1 (en) * | 1999-05-18 | 2001-09-06 | International Business Machines Corporation | Method of interconnecting electronic components using a plurality of conductive studs |
US6322903B1 (en) * | 1999-12-06 | 2001-11-27 | Tru-Si Technologies, Inc. | Package of integrated circuits and vertical integration |
US20020036340A1 (en) * | 2000-09-27 | 2002-03-28 | Kabushiki Kaisha Toshiba | Stacked circuit device and method for evaluating an integrated circuit substrate using the stacked circuit device |
US20020048916A1 (en) * | 1999-03-29 | 2002-04-25 | Toshiharu Yanagida | Thinned, stackable semiconductor device having low profile |
US20020074637A1 (en) * | 2000-12-19 | 2002-06-20 | Intel Corporation | Stacked flip chip assemblies |
US20020175421A1 (en) * | 2001-05-25 | 2002-11-28 | Naoto Kimura | Semiconductor device |
US6498381B2 (en) * | 2001-02-22 | 2002-12-24 | Tru-Si Technologies, Inc. | Semiconductor structures having multiple conductive layers in an opening, and methods for fabricating same |
US6498074B2 (en) * | 1996-10-29 | 2002-12-24 | Tru-Si Technologies, Inc. | Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners |
US20030047798A1 (en) * | 2001-09-13 | 2003-03-13 | Halahan Patrick B. | Semiconductor structures with cavities, and methods of fabrication |
US20030080437A1 (en) * | 2001-10-26 | 2003-05-01 | Intel Corporation | Electronic assembly with filled no-flow underfill and methods of manufacture |
US20030116859A1 (en) * | 1997-03-10 | 2003-06-26 | Seiko Epson Corporation | Electronic component and semiconductor device, method of fabricating the same, circuit board mounted with the same, and electronic appliance comprising the circuit board |
US20030199123A1 (en) * | 2002-04-18 | 2003-10-23 | Oleg Siniaguine | Clock distribution networks and conductive lines in semiconductor integrated |
US6661088B1 (en) * | 1999-09-27 | 2003-12-09 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device having interposer and method of manufacturing the same |
US20040048414A1 (en) * | 2001-01-13 | 2004-03-11 | Helmut Heinz | Method for the production of an electronic component |
US20040087057A1 (en) * | 2002-10-30 | 2004-05-06 | Advanpack Solutions Pte. Ltd. | Method for fabricating a flip chip package with pillar bump and no flow underfill |
US6903443B2 (en) * | 1997-12-18 | 2005-06-07 | Micron Technology, Inc. | Semiconductor component and interconnect having conductive members and contacts on opposing sides |
US7161237B2 (en) * | 2002-03-04 | 2007-01-09 | Micron Technology, Inc. | Flip chip packaging using recessed interposer terminals |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61196546A (en) | 1985-02-25 | 1986-08-30 | シーメンス、アクチエンゲゼルシヤフト | Film carrier integrated circuit and manufacture thereof |
JP3024506B2 (en) | 1995-02-28 | 2000-03-21 | 住友金属工業株式会社 | Connection method between Si chip and package |
US5872051A (en) * | 1995-08-02 | 1999-02-16 | International Business Machines Corporation | Process for transferring material to semiconductor chip conductive pads using a transfer substrate |
DE19531158A1 (en) | 1995-08-24 | 1997-02-27 | Daimler Benz Ag | Diffusion soldering method esp. for semiconductor components |
US6399178B1 (en) * | 1998-07-20 | 2002-06-04 | Amerasia International Technology, Inc. | Rigid adhesive underfill preform, as for a flip-chip device |
US6190940B1 (en) * | 1999-01-21 | 2001-02-20 | Lucent Technologies Inc. | Flip chip assembly of semiconductor IC chips |
US6452113B2 (en) * | 1999-07-15 | 2002-09-17 | Incep Technologies, Inc. | Apparatus for providing power to a microprocessor with integrated thermal and EMI management |
US7560779B2 (en) * | 1999-11-30 | 2009-07-14 | Texas Instruments Incorporated | Method for forming a mixed voltage circuit having complementary devices |
SE517921C2 (en) | 1999-12-16 | 2002-08-06 | Strand Interconnect Ab | Module comprising one or more chips |
US6878608B2 (en) * | 2001-05-31 | 2005-04-12 | International Business Machines Corporation | Method of manufacture of silicon based package |
US6939789B2 (en) | 2002-05-13 | 2005-09-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of wafer level chip scale packaging |
US7059048B2 (en) | 2002-06-07 | 2006-06-13 | Intel Corporation | Wafer-level underfill process making use of sacrificial contact pad protective material |
-
2003
- 2003-12-17 US US10/739,788 patent/US7049170B2/en active Active
-
2004
- 2004-03-10 US US10/798,540 patent/US7241675B2/en not_active Expired - Lifetime
- 2004-12-16 WO PCT/US2004/042228 patent/WO2005059998A1/en active Application Filing
-
2005
- 2005-05-24 US US11/136,799 patent/US20050212127A1/en not_active Abandoned
- 2005-10-19 US US11/253,492 patent/US7241641B2/en not_active Expired - Lifetime
- 2005-10-19 US US11/253,490 patent/US20060076661A1/en not_active Abandoned
- 2005-10-19 US US11/253,943 patent/US7186586B2/en not_active Expired - Lifetime
Patent Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4807021A (en) * | 1986-03-10 | 1989-02-21 | Kabushiki Kaisha Toshiba | Semiconductor device having stacking structure |
US5611140A (en) * | 1989-12-18 | 1997-03-18 | Epoxy Technology, Inc. | Method of forming electrically conductive polymer interconnects on electrical substrates |
US5391514A (en) * | 1994-04-19 | 1995-02-21 | International Business Machines Corporation | Low temperature ternary C4 flip chip bonding method |
US6498074B2 (en) * | 1996-10-29 | 2002-12-24 | Tru-Si Technologies, Inc. | Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners |
US20030116859A1 (en) * | 1997-03-10 | 2003-06-26 | Seiko Epson Corporation | Electronic component and semiconductor device, method of fabricating the same, circuit board mounted with the same, and electronic appliance comprising the circuit board |
US6903443B2 (en) * | 1997-12-18 | 2005-06-07 | Micron Technology, Inc. | Semiconductor component and interconnect having conductive members and contacts on opposing sides |
US6163456A (en) * | 1998-01-30 | 2000-12-19 | Taiyo Yuden, Co., Ltd. | Hybrid module and methods for manufacturing and mounting thereof |
US6175158B1 (en) * | 1998-09-08 | 2001-01-16 | Lucent Technologies Inc. | Interposer for recessed flip-chip package |
US20020048916A1 (en) * | 1999-03-29 | 2002-04-25 | Toshiharu Yanagida | Thinned, stackable semiconductor device having low profile |
US20010019178A1 (en) * | 1999-05-18 | 2001-09-06 | International Business Machines Corporation | Method of interconnecting electronic components using a plurality of conductive studs |
US6661088B1 (en) * | 1999-09-27 | 2003-12-09 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device having interposer and method of manufacturing the same |
US6322903B1 (en) * | 1999-12-06 | 2001-11-27 | Tru-Si Technologies, Inc. | Package of integrated circuits and vertical integration |
US20020036340A1 (en) * | 2000-09-27 | 2002-03-28 | Kabushiki Kaisha Toshiba | Stacked circuit device and method for evaluating an integrated circuit substrate using the stacked circuit device |
US20020074637A1 (en) * | 2000-12-19 | 2002-06-20 | Intel Corporation | Stacked flip chip assemblies |
US20040048414A1 (en) * | 2001-01-13 | 2004-03-11 | Helmut Heinz | Method for the production of an electronic component |
US6498381B2 (en) * | 2001-02-22 | 2002-12-24 | Tru-Si Technologies, Inc. | Semiconductor structures having multiple conductive layers in an opening, and methods for fabricating same |
US20020175421A1 (en) * | 2001-05-25 | 2002-11-28 | Naoto Kimura | Semiconductor device |
US20030047798A1 (en) * | 2001-09-13 | 2003-03-13 | Halahan Patrick B. | Semiconductor structures with cavities, and methods of fabrication |
US20030080437A1 (en) * | 2001-10-26 | 2003-05-01 | Intel Corporation | Electronic assembly with filled no-flow underfill and methods of manufacture |
US7161237B2 (en) * | 2002-03-04 | 2007-01-09 | Micron Technology, Inc. | Flip chip packaging using recessed interposer terminals |
US20030199123A1 (en) * | 2002-04-18 | 2003-10-23 | Oleg Siniaguine | Clock distribution networks and conductive lines in semiconductor integrated |
US20040087057A1 (en) * | 2002-10-30 | 2004-05-06 | Advanpack Solutions Pte. Ltd. | Method for fabricating a flip chip package with pillar bump and no flow underfill |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8481861B2 (en) | 2007-06-27 | 2013-07-09 | Hamilton Sundstrand Corporation | Method of attaching die to circuit board with an intermediate interposer |
US20110232952A1 (en) * | 2007-06-27 | 2011-09-29 | Cooney Robert C | Method of attaching die to circuit board with an intermediate interposer |
US7982137B2 (en) * | 2007-06-27 | 2011-07-19 | Hamilton Sundstrand Corporation | Circuit board with an attached die and intermediate interposer |
US20090002963A1 (en) * | 2007-06-27 | 2009-01-01 | Cooney Robert C | Method of attaching die to circuit board with an intermediate interposer |
US20110085314A1 (en) * | 2007-08-16 | 2011-04-14 | Michael Franz | Electrical circuit system and method for producing an electrical circuit system |
US20110018107A1 (en) * | 2008-05-12 | 2011-01-27 | Texas Instruments Incorporated | TSVS Having Chemically Exposed TSV Tips for Integrated Circuit Devices |
US7833895B2 (en) * | 2008-05-12 | 2010-11-16 | Texas Instruments Incorporated | TSVS having chemically exposed TSV tips for integrated circuit devices |
US20090278238A1 (en) * | 2008-05-12 | 2009-11-12 | Texas Instruments Inc | Tsvs having chemically exposed tsv tips for integrated circuit devices |
US20100047963A1 (en) * | 2008-08-19 | 2010-02-25 | Dean Wang | Through Silicon Via Bonding Structure |
US8932906B2 (en) * | 2008-08-19 | 2015-01-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through silicon via bonding structure |
US9673174B2 (en) | 2008-08-19 | 2017-06-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through silicon via bonding structure |
US20110304027A1 (en) * | 2010-06-09 | 2011-12-15 | Hynix Semiconductor Inc. | Semiconductor chip with through electrodes and method for manufacturing the same |
CN102176431A (en) * | 2010-10-12 | 2011-09-07 | 日月光半导体制造股份有限公司 | Semiconductor assembly and semiconductor packaging structure having the semiconductor assembly |
US8823133B2 (en) | 2011-03-29 | 2014-09-02 | Xilinx, Inc. | Interposer having an inductor |
US9406738B2 (en) | 2011-07-20 | 2016-08-02 | Xilinx, Inc. | Inductive structure formed using through silicon vias |
US9330823B1 (en) * | 2011-12-19 | 2016-05-03 | Xilinx, Inc. | Integrated circuit structure with inductor in silicon interposer |
US9337138B1 (en) | 2012-03-09 | 2016-05-10 | Xilinx, Inc. | Capacitors within an interposer coupled to supply and ground planes of a substrate |
US9748106B2 (en) * | 2016-01-21 | 2017-08-29 | Micron Technology, Inc. | Method for fabricating semiconductor package |
Also Published As
Publication number | Publication date |
---|---|
US7241675B2 (en) | 2007-07-10 |
WO2005059998A1 (en) | 2005-06-30 |
US7049170B2 (en) | 2006-05-23 |
US20060040423A1 (en) | 2006-02-23 |
US20060035416A1 (en) | 2006-02-16 |
US20050136634A1 (en) | 2005-06-23 |
US7241641B2 (en) | 2007-07-10 |
US20060076661A1 (en) | 2006-04-13 |
US7186586B2 (en) | 2007-03-06 |
US20050136635A1 (en) | 2005-06-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7186586B2 (en) | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities | |
US7034401B2 (en) | Packaging substrates for integrated circuits and soldering methods | |
CN109216296B (en) | Semiconductor package and method | |
CN109786266B (en) | Semiconductor package and method of forming the same | |
EP3288077B1 (en) | Microelectronic package having a bumpless laminated interconnection layer | |
EP1564807B1 (en) | Semiconductor device and manufacturing method of the same | |
US9030029B2 (en) | Chip package with die and substrate | |
US7391118B2 (en) | Integrated circuit device with embedded passive component by flip-chip connection and method for manufacturing the same | |
EP2936558B1 (en) | Method for fabricating base for semiconductor package | |
US20050230797A1 (en) | Chip packaging structure | |
US9230901B2 (en) | Semiconductor device having chip embedded in heat spreader and electrically connected to interposer and method of manufacturing the same | |
KR100608184B1 (en) | Semiconductor device and method for manufacturing the same | |
KR20080064090A (en) | Multi-chip package and method of forming the same | |
US10325880B2 (en) | Hybrid 3D/2.5D interposer | |
KR100565961B1 (en) | Manufacturing method for three demensional stack chip package | |
US20030122237A1 (en) | Semiconductor device | |
JP2009033153A (en) | Interconnecting structure for semiconductor device package and method of the same | |
CN115295507A (en) | Integrated circuit device and method of forming the same | |
CN112687665A (en) | Semiconductor device and method of forming the same | |
CN116247030A (en) | Device package and method thereof | |
CN113658944A (en) | Semiconductor package and method of forming the same | |
US11948899B2 (en) | Semiconductor substrate structure and manufacturing method thereof | |
CN219917164U (en) | Semiconductor packaging device | |
US11862545B2 (en) | Integrated substrate structure, electronic assembly, and manufacturing method thereof | |
CN117276236A (en) | Semiconductor device and method for forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: INVENSAS CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ALLVIA, INC.;REEL/FRAME:027873/0022 Effective date: 20111020 |