US20050230797A1 - Chip packaging structure - Google Patents
Chip packaging structure Download PDFInfo
- Publication number
- US20050230797A1 US20050230797A1 US11/160,592 US16059205A US2005230797A1 US 20050230797 A1 US20050230797 A1 US 20050230797A1 US 16059205 A US16059205 A US 16059205A US 2005230797 A1 US2005230797 A1 US 2005230797A1
- Authority
- US
- United States
- Prior art keywords
- chip
- interconnection structure
- chip package
- stiffener
- package structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/81005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/162—Disposition
- H01L2924/16251—Connecting to an item not being a semiconductor or solid-state body, e.g. cap-to-substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- the invention relates generally to a chip packaging structure and a packaging process thereof. More particularly, the invention provides a chip packaging structure and a chip packaging process to increase the circuit layout density for high electrical performance.
- a flip chip interconnection structure usually consists of mounting a chip on a carrier substrate via a plurality of conductive bumps that electrically and mechanically connect the die pads of the chip to bump pads of the carrier substrate.
- Such an interconnection structure is particularly suitable for chip packages with a high pin count, and has the advantages of providing smaller surface areas and shorter electrical paths.
- two types of flip chip interconnection structures known in the art are a flip chip ball grid array (FC/BGA) package and a flip chip pin grid array (FC/PGA) package.
- the FC/BGA package comprises a substrate 110 , a chip 130 , a plurality of conductive bumps 140 , and a plurality of solder balls 150 .
- the substrate 110 has a plurality of bump pads 116 a formed on the side of top surface 112 , and a plurality of contact pads 116 b formed on an opposite bottom surface 114 .
- the conductive bumps 140 electrically connect die pads 136 on the active surface 132 of the chip 130 through a bumping process.
- the conductive bumps 140 disposed on the chip 130 further electrically connect to the bump pads 116 a of the substrate 110 .
- the solder balls 150 are attached to the ball pads 116 b of the substrate for external connection.
- An underfill compound 160 is further formed in the gap between the active surface 132 of the chip 130 and the top surface 112 of the substrate 110 to seal and protect the conductive bumps 140 by sharing thermal strains due to a thermal mismatch between the substrate 110 and the chip 130 .
- the substrate also has to be provided with a high density of bump pads and a finer circuit layout.
- FC/BGA or FC/PGA package currently uses a substrate made of ceramic or organic based materials. It should be remarked that the organic substrate is more common. Due to a substantial thermal expansion of the organic material, the trace width and trace pitch currently obtainable inside the substrate are limited to be above 25 ⁇ m. The bumps disposed on the chip also have a height at lest 100 ⁇ m. Furthermore, due to the nature of its material, a maximal size of the blank (before cutting) of the organic substrate is limited to 610 mm ⁇ 610 mm. The above technical limitations of the prior art are not satisfactory in view of current demands.
- An aspect of the invention is therefore to provide a chip packaging structure that increases the circuit layout density of the multi-layer interconnection structure for higher electrical performance.
- Another aspect of the invention is to provide chip packaging structure that reduces the production cost.
- a chip packaging structure of the invention comprises a multi-layered interconnection structure, a chip, a stiffener layer, and an isolating layer.
- the multi-layered interconnection structure has a plurality of bumps on a top surface and a plurality of contact terminals on a bottom surface, and internally includes inner electrical circuits connected to the bumps and the contact terminals.
- the multi-layered interconnection structure is a flexible structure which is built-up on a base substrate.
- the chip is mounted on the top surface of the multi-layered interconnection structure in a manner to be electrically connected to the bumps according to a flip chip type.
- the stiffener layer has a cavity, and is attached on the top surface of the multi-layered interconnection structure with the cavity receiving the chip therein.
- the isolating layer is attached on the bottom surface of the multi-layered interconnection structure, and includes a plurality of openings that respectively expose a plurality of contact terminals on the bottom surface of the multi-layered interconnection structure.
- the stiffener layer comprises a stiffener substrate and a heat sink.
- the stiffener substrate includes a hole, and the heat sink is attached on the stiffener substrate in a manner to cover the hole.
- the stiffener layer is a heat sink.
- the base substrate is made of quartz or glass or ceramics, and a fabrication process of a thin film transistor-liquid crystal display (TFT-LCD) panel or a fabrication process of an integrated circuit (IC) is used to form the multi-layered interconnection structure over the base substrate.
- TFT-LCD thin film transistor-liquid crystal display
- IC integrated circuit
- FIG. 1 is a schematic view of a FC/BGA packaging structure known in the prior art
- FIG. 2A through FIG. 2K are schematic views of a chip packaging process according to the first embodiment of the invention.
- FIG. 3A through FIG. 3D are schematic views of a chip packaging process according to the second embodiment of the invention.
- FIG. 4 is a schematic view of a chip packaging structure according to the third embodiment of the invention.
- an isolating layer 204 is formed on a base substrate 202 .
- the base substrate 202 is preferably made of quartz or glass or ceramics, and preferably has a highly planar surface.
- the isolating layer 204 is made of, for example, polymer, polyester, polyimide (PI), epoxy resin, or benzocyclobutene (BCB).
- the isolating layer 204 may be adhered on the substrate 202 via film attachment or coating.
- a multi-layered interconnection structure 206 is formed on the isolating layer 204 .
- the multi-layered interconnection structure 206 principally includes a plurality of conductive traces 208 , at least a dielectric layer 210 , and a plurality of interconnection vias 212 that electrically connect the conductive traces 208 through the dielectric layer 210 , thereby forming inner electrical circuits.
- the conductive traces 208 are made of, for example, copper, aluminum (most commonly used), or other adequate conductive metallic alloys.
- the dielectric layer 210 is made of, for example, silicon nitride and/or silicon oxide.
- the present invention provides a thin multi-layered interconnection structure 206 regardless of the rigid of the multi-layered interconnection structure 206 .
- the multi-layered interconnection structure 206 is a flexible and thin structure for the interconnections of a chip.
- a processing technique used in the fabrication of thin film transistor/liquid crystal display (TFT-LCD) panels is implemented to form the multi-layered interconnection structure.
- the obtained width and pitch of both the conductive traces 208 within the structure 206 are between about 1 ⁇ m and 50 ⁇ m and, more particularly, in the order of microns (even smaller than 1 ⁇ m). Therefore, compared with the usually known organic substrate 110 of FIG. 1 , the multi-layered interconnection structure 206 provides a higher density of the bump pads and a finer circuit layout.
- passive components may be further incorporated inside the structure 206 (connected to the conductive traces). Passive components such as capacitors, resistor, or inductors may be formed via, for example, a specific routing design of the conductive traces within the structure 206 .
- a chip 214 is flip-chip mounted on the structure 206 , and is thereby electrically connected to its inner electrical circuits.
- the conductive traces 208 typically form a plurality of bump pads 208 a on a top surface 206 a of the structure 206 .
- the bump is made of a soldering material or selected from the group consisting of gold(Au), copper(Cu), nickel(Ni), and stannum(Sn).
- the bump is made of Au, Cu, Au/Ni, or Au/Sn.
- the underfill material may be filled between the chip 214 and the multi-layered interconnection structure 206 if the underfill material is disposed on the top surface 206 a of the multi-layered interconnection structure 206 before mounting the chip 214 .
- the bump 218 formed on the multi-layered interconnection layer 206 has a height not larger than 50 ⁇ m.
- the die pad 216 on an active surface 214 a of the chip 214 are respectively jointed to a bump 218 . More particularly, a soldering material exists between the die pad 216 and the bump 218 for the joint therebetween through a thermal pressing process.
- a stiffener substrate 220 is further attached on the structure 206 to reinforce the mechanical strength and establish further electrical connections.
- the attachment of the stiffener substrate 220 may be achieved through, for example, an adhesive layer 230 formed on the top surface 206 a of the structure 206 .
- the stiffener substrate 220 is, for example, an organic chip carrier substrate that could be a two-layered substrate and be incorporated passive components either on its surface or embedded inside.
- the stiffener substrate 220 includes at least one hole 222 , for example formed by punching, in which is received the chip 214 .
- the stiffener substrate 220 for example, includes an insulating core 224 , two conductive layers 226 formed on two opposite surfaces of the core 224 , and a plurality of plated through holes (PTH) 228 electrically connecting the conductive layers 226 through the core 224 .
- the adhesive layer 230 further internally includes a plurality of conductive vias 232 that electrically connect the conductive layers 226 of the stiffener substrate 220 to the conductive traces 208 of the structure 206 . Therefore, the inner routing space is increased.
- the conductive vias 232 may be constituted by, for example, forming openings through the adhesive layer 230 and filling these openings with a conductive paste.
- the stiffener substrate 220 could include at least one passive component arranged inside the substrate 220 or on the surface of the substrate 220 .
- a sealing compound 234 is filled between the chip 214 and the structure 206 , and in the gap between the chip 214 and the sidewall of the hole 222 to prevent the presence of gaseous voids that may undesirably produce a “popcorn” effect. It should be noticed that the portion of sealing compound 234 between the chip 214 and the structure 206 may be previously formed at the step illustrated in FIG. 2D by underfill to share thermal strains.
- a heat sink 236 may be further attached on the chip 214 and the stiffener substrate 220 .
- the heat sink 236 is made of, for example, copper, aluminum, or other adequate metallic alloys, and is attached via an adhesive layer 238 .
- the heat sink 236 with the stiffener substrate 220 further reinforce the mechanical strength of the entire structure, and promote heat dissipation by convection through its surface to external environment.
- the base substrate 202 is removed to expose the isolating layer 204 .
- a light may be radiated through the base substrate 202 to the isolating layer 204 to reduce the adhesion between both layers.
- the radiated light may be an ultra-violet light or a laser beam. Alternatively, heating may be used to reduce the adhesion between both layers 202 , 204 .
- the isolating layer may be made of a composite structure, for example including a light barrier layer sandwiched between two dielectric layers (not shown). The light barrier layer stops the radiated light, which therefore prevents its reaching and damaging the electrical circuitry above the isolating layer 204 . Once having been removed, the base substrate 202 may be economically reused.
- a plurality of openings 204 a are formed through the isolating layer 204 to respectively expose a plurality of contact terminals 208 b defined from the conductive layer 208 of the structure 206 .
- a photo via process, plasma etching or laser ablation may be adequate to form the openings 204 a.
- connection members 240 are respectively formed on the contact terminals 208 b .
- the connection members 240 may be, for example, solder balls or connection pins.
- a singulation process is performed to obtain an individual chip package 200 .
- the singulation process may be performed before the connection members 240 are formed at the stage shown in FIG. 2J .
- connection members 240 are preferably distributed in grid array on the bottom surface 206 b of the structure 206 , so that the formed chip package is either a ball grid array or pin grid array package depending on whether the connection members 240 are solder balls or connection pins.
- the chip packaging process of the invention therefore economically uses a stiffener substrate that, associated with a heat sink, reinforce the mechanical strength of the package structure and further promote heat dissipation through the heat sink.
- a single heat sink provided with a cavity may be substituted for the above association of a stiffener substrate and a heat sink as described in the following second embodiment of the invention.
- FIG. 3A through FIG. 3D describe a chip packaging process according to a second embodiment of the invention. It should be noticed that only the processing steps particular to this second embodiment are illustrated, and the description of the processing steps common to the first and second embodiments are omitted.
- an isolating layer 304 and a multi-layered interconnection structure 306 are sequentially formed on a base substrate 302 , and a chip 314 is flip-chip mounted on the top surface 306 a of the structure 306 , similar to the first embodiment.
- a heat sink 342 having a cavity 344 , is attached on the top surface 306 a via an adhesive layer 330 , with the cavity 344 facing down to receive the chip 314 therein.
- the heat sink 342 is preferably made of a material having good thermal conduction such as copper or aluminum.
- the adhesive layer 330 includes a plurality of conductive vias 332 that connect the conductive traces inside the structure 306 to the heat sink 342 . If the heat sink 342 is electrically conductive, a power reference or ground reference can be thereby provided.
- a sealing compound 346 is filled in the gaps between the chip 314 and the structure 306 and the gaps between the chip 314 and the inner sides of the cavity 344 to prevent a popcorn effect.
- the base substrate 302 then is removed to expose the isolating layer 304 according to a manner similar to the first embodiment. Openings 304 a then are formed through the isolating layer 304 to expose contact terminals 308 b on the bottom surface 306 b of the structure 306 , on which external connection members 340 are formed.
- connection members 340 are subsequently attached to the contact terminals 308 b , similar to the previous embodiment.
- the above embodiments describe a packaging structure that principally comprises a single chip. However, more than one chip may be also similarly included in the packaging structure as described below.
- a schematic view illustrates a packaging structure according to a third embodiment of the invention.
- a chip module 414 is packaged in the packaging structure.
- the chip module 414 includes a plurality of chips 414 a , 414 b that are flip chip mounted on the multi-layered interconnection structure 406 and electrically connected through its inner circuit.
- the chips 414 a , 414 b are thereby interconnected through the inner circuits of the multi-layered interconnection structure 406 , and can therefore form a multi-chip module (MCM) or a system in package (SIP).
- MCM multi-chip module
- SIP system in package
- the invention therefore provides a chip packaging comprising a flexible interconnection structure, at least one chip, a stiffener layer and an isolating layer.
- the flexible interconnection structure having a plurality of bumps on a top surface, a plurality of contact terminals on a bottom surface, and the inner electrical circuits electrically connected to the bumps and the contact terminals.
- the chip is connected to the bumps of the flexible interconnection structure by a flip-chip type.
- the chip package is fabricated through the following steps: providing the base substrate; forming the isolating layer on the base substrate; forming the multi-layered interconnection structure on the isolating layer; mounting the chip on the top surface of the multi-layered interconnection structure; attaching the stiffener layer on the top surface of the multi-layered interconnection structure; removing the base substrate; and forming the openings of the isolating layer.
- the openings of the isolating layer could be formed after removing the base substrate or before forming the multi-layered interconnection structure on the isolating layer.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Wire Bonding (AREA)
Abstract
A flip-chip package structure includes a flexible interconnection structure, at least one chip, a stiffener layer, and an isolating layer. The flexible interconnection structure having a plurality of bumps on a top surface, a plurality of contact terminals on a bottom surface, and an inner circuit connected to the bumps and the contact terminals. The chip and the stiffener layer are mounted on the top surface of the flexible interconnection structure, and the isolating layer is attached on the bottom surface. The isolating layer includes a plurality of openings that respectively expose the contact terminals of the flexible interconnection structure.
Description
- This application is a continuation-in-part of a prior application Ser. No. 10/249,060, filed Mar. 13, 2003. The prior application Ser. No. 10/249,060 claims the priority benefit of Taiwan application serial no. 91132740, filed on Nov. 7, 2002.
- 1. Field of the Invention
- The invention relates generally to a chip packaging structure and a packaging process thereof. More particularly, the invention provides a chip packaging structure and a chip packaging process to increase the circuit layout density for high electrical performance.
- 2. Description of the Related Art
- A flip chip interconnection structure usually consists of mounting a chip on a carrier substrate via a plurality of conductive bumps that electrically and mechanically connect the die pads of the chip to bump pads of the carrier substrate. Such an interconnection structure is particularly suitable for chip packages with a high pin count, and has the advantages of providing smaller surface areas and shorter electrical paths. Presently, two types of flip chip interconnection structures known in the art are a flip chip ball grid array (FC/BGA) package and a flip chip pin grid array (FC/PGA) package.
- Referring to
FIG. 1 , a schematic view illustrates a structure of FC/BGA package known in the art. The FC/BGA package comprises asubstrate 110, achip 130, a plurality ofconductive bumps 140, and a plurality ofsolder balls 150. Thesubstrate 110 has a plurality ofbump pads 116 a formed on the side oftop surface 112, and a plurality ofcontact pads 116 b formed on anopposite bottom surface 114. First, theconductive bumps 140 electrically connect diepads 136 on theactive surface 132 of thechip 130 through a bumping process. Theconductive bumps 140 disposed on thechip 130 further electrically connect to thebump pads 116 a of thesubstrate 110. Meanwhile, thesolder balls 150 are attached to theball pads 116 b of the substrate for external connection. - An
underfill compound 160 is further formed in the gap between theactive surface 132 of thechip 130 and thetop surface 112 of thesubstrate 110 to seal and protect theconductive bumps 140 by sharing thermal strains due to a thermal mismatch between thesubstrate 110 and thechip 130. - As the dimensional size of the chip package is reduced, the surface area of the chip and the pitch between the bump pads of the chip become increasingly smaller. In other words, the density of the die pads becomes higher. To adequately accommodate the density of the die pads of the chip, the substrate also has to be provided with a high density of bump pads and a finer circuit layout.
- The known FC/BGA or FC/PGA package currently uses a substrate made of ceramic or organic based materials. It should be remarked that the organic substrate is more common. Due to a substantial thermal expansion of the organic material, the trace width and trace pitch currently obtainable inside the substrate are limited to be above 25 μm. The bumps disposed on the chip also have a height at
lest 100 μm. Furthermore, due to the nature of its material, a maximal size of the blank (before cutting) of the organic substrate is limited to 610 mm×610 mm. The above technical limitations of the prior art are not satisfactory in view of current demands. - An aspect of the invention is therefore to provide a chip packaging structure that increases the circuit layout density of the multi-layer interconnection structure for higher electrical performance.
- Another aspect of the invention is to provide chip packaging structure that reduces the production cost.
- To accomplish the above and other objectives, a chip packaging structure of the invention comprises a multi-layered interconnection structure, a chip, a stiffener layer, and an isolating layer. The multi-layered interconnection structure has a plurality of bumps on a top surface and a plurality of contact terminals on a bottom surface, and internally includes inner electrical circuits connected to the bumps and the contact terminals. The multi-layered interconnection structure is a flexible structure which is built-up on a base substrate. The chip is mounted on the top surface of the multi-layered interconnection structure in a manner to be electrically connected to the bumps according to a flip chip type. The stiffener layer has a cavity, and is attached on the top surface of the multi-layered interconnection structure with the cavity receiving the chip therein. The isolating layer is attached on the bottom surface of the multi-layered interconnection structure, and includes a plurality of openings that respectively expose a plurality of contact terminals on the bottom surface of the multi-layered interconnection structure.
- According to an embodiment of the invention, the stiffener layer comprises a stiffener substrate and a heat sink. The stiffener substrate includes a hole, and the heat sink is attached on the stiffener substrate in a manner to cover the hole.
- According to another embodiment of the invention, the stiffener layer is a heat sink.
- According to a preferred embodiment of the invention, the base substrate is made of quartz or glass or ceramics, and a fabrication process of a thin film transistor-liquid crystal display (TFT-LCD) panel or a fabrication process of an integrated circuit (IC) is used to form the multi-layered interconnection structure over the base substrate. The obtained multi-layered interconnection structure thereby has bump pads and inner circuit layout with a higher density.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,
-
FIG. 1 is a schematic view of a FC/BGA packaging structure known in the prior art; -
FIG. 2A throughFIG. 2K are schematic views of a chip packaging process according to the first embodiment of the invention; -
FIG. 3A throughFIG. 3D are schematic views of a chip packaging process according to the second embodiment of the invention; -
FIG. 4 is a schematic view of a chip packaging structure according to the third embodiment of the invention. - The following detailed description of the embodiments and examples of the present invention with reference to the accompanying drawings is only illustrative and not limiting. Furthermore, wherever possible in the description, the same reference symbols will refer to similar elements and parts unless otherwise illustrated in the drawings.
- Reference now is made to
FIG. 2A throughFIG. 2K to describe a chip packaging process according to an embodiment of the invention. InFIG. 2A andFIG. 2B , an isolatinglayer 204 is formed on abase substrate 202. Thebase substrate 202 is preferably made of quartz or glass or ceramics, and preferably has a highly planar surface. The isolatinglayer 204 is made of, for example, polymer, polyester, polyimide (PI), epoxy resin, or benzocyclobutene (BCB). The isolatinglayer 204 may be adhered on thesubstrate 202 via film attachment or coating. - Referring to
FIG. 2C , amulti-layered interconnection structure 206 is formed on the isolatinglayer 204. Themulti-layered interconnection structure 206 principally includes a plurality ofconductive traces 208, at least adielectric layer 210, and a plurality ofinterconnection vias 212 that electrically connect theconductive traces 208 through thedielectric layer 210, thereby forming inner electrical circuits. The conductive traces 208 are made of, for example, copper, aluminum (most commonly used), or other adequate conductive metallic alloys. Thedielectric layer 210 is made of, for example, silicon nitride and/or silicon oxide. Because themulti-layered interconnection structure 206 formed on abase substrate 202, the present invention provides a thinmulti-layered interconnection structure 206 regardless of the rigid of themulti-layered interconnection structure 206. In other words, themulti-layered interconnection structure 206 is a flexible and thin structure for the interconnections of a chip. - According to a preferred embodiment, a processing technique used in the fabrication of thin film transistor/liquid crystal display (TFT-LCD) panels is implemented to form the multi-layered interconnection structure. The obtained width and pitch of both the
conductive traces 208 within thestructure 206 are between about 1 μm and 50 μm and, more particularly, in the order of microns (even smaller than 1 μm). Therefore, compared with the usually knownorganic substrate 110 ofFIG. 1 , themulti-layered interconnection structure 206 provides a higher density of the bump pads and a finer circuit layout. Furthermore, passive components (not shown) may be further incorporated inside the structure 206 (connected to the conductive traces). Passive components such as capacitors, resistor, or inductors may be formed via, for example, a specific routing design of the conductive traces within thestructure 206. - Referring to
FIG. 2D , achip 214 is flip-chip mounted on thestructure 206, and is thereby electrically connected to its inner electrical circuits. For this purpose, theconductive traces 208 typically form a plurality ofbump pads 208 a on atop surface 206 a of thestructure 206. The bump is made of a soldering material or selected from the group consisting of gold(Au), copper(Cu), nickel(Ni), and stannum(Sn). For example, the bump is made of Au, Cu, Au/Ni, or Au/Sn. The underfill material may be filled between thechip 214 and themulti-layered interconnection structure 206 if the underfill material is disposed on thetop surface 206 a of themulti-layered interconnection structure 206 before mounting thechip 214. Furthermore, thebump 218 formed on themulti-layered interconnection layer 206 has a height not larger than 50 μm. In the process of mounting the chip, thedie pad 216 on anactive surface 214 a of thechip 214 are respectively jointed to abump 218. More particularly, a soldering material exists between thedie pad 216 and thebump 218 for the joint therebetween through a thermal pressing process. - Referring to
FIG. 2E , astiffener substrate 220 is further attached on thestructure 206 to reinforce the mechanical strength and establish further electrical connections. The attachment of thestiffener substrate 220 may be achieved through, for example, anadhesive layer 230 formed on thetop surface 206 a of thestructure 206. For economical cost consideration, thestiffener substrate 220 is, for example, an organic chip carrier substrate that could be a two-layered substrate and be incorporated passive components either on its surface or embedded inside. Thestiffener substrate 220 includes at least onehole 222, for example formed by punching, in which is received thechip 214. - In the illustrated embodiment of
FIG. 2E , thestiffener substrate 220, for example, includes an insulatingcore 224, twoconductive layers 226 formed on two opposite surfaces of thecore 224, and a plurality of plated through holes (PTH) 228 electrically connecting theconductive layers 226 through thecore 224. Theadhesive layer 230 further internally includes a plurality ofconductive vias 232 that electrically connect theconductive layers 226 of thestiffener substrate 220 to theconductive traces 208 of thestructure 206. Therefore, the inner routing space is increased. Theconductive vias 232 may be constituted by, for example, forming openings through theadhesive layer 230 and filling these openings with a conductive paste. Furthermore, thestiffener substrate 220 could include at least one passive component arranged inside thesubstrate 220 or on the surface of thesubstrate 220. - Referring to
FIG. 2F , a sealingcompound 234 is filled between thechip 214 and thestructure 206, and in the gap between thechip 214 and the sidewall of thehole 222 to prevent the presence of gaseous voids that may undesirably produce a “popcorn” effect. It should be noticed that the portion of sealingcompound 234 between thechip 214 and thestructure 206 may be previously formed at the step illustrated inFIG. 2D by underfill to share thermal strains. - Referring to
FIG. 2G , aheat sink 236 may be further attached on thechip 214 and thestiffener substrate 220. Theheat sink 236 is made of, for example, copper, aluminum, or other adequate metallic alloys, and is attached via anadhesive layer 238. Theheat sink 236 with thestiffener substrate 220 further reinforce the mechanical strength of the entire structure, and promote heat dissipation by convection through its surface to external environment. - Next referring to
FIG. 2H andFIG. 21 , thebase substrate 202 is removed to expose the isolatinglayer 204. To facilitate this operation, a light may be radiated through thebase substrate 202 to the isolatinglayer 204 to reduce the adhesion between both layers. The radiated light may be an ultra-violet light or a laser beam. Alternatively, heating may be used to reduce the adhesion between bothlayers layer 204 due to light irradiation, the isolating layer may be made of a composite structure, for example including a light barrier layer sandwiched between two dielectric layers (not shown). The light barrier layer stops the radiated light, which therefore prevents its reaching and damaging the electrical circuitry above the isolatinglayer 204. Once having been removed, thebase substrate 202 may be economically reused. - Next referring to
FIG. 2J , a plurality ofopenings 204 a are formed through the isolatinglayer 204 to respectively expose a plurality ofcontact terminals 208 b defined from theconductive layer 208 of thestructure 206. A photo via process, plasma etching or laser ablation may be adequate to form theopenings 204 a. - Next referring to
FIG. 2K , a plurality ofexternal connection members 240 are respectively formed on thecontact terminals 208 b. Theconnection members 240 may be, for example, solder balls or connection pins. Thereafter, a singulation process is performed to obtain anindividual chip package 200. Alternatively, the singulation process may be performed before theconnection members 240 are formed at the stage shown inFIG. 2J . - The
connection members 240 are preferably distributed in grid array on thebottom surface 206 b of thestructure 206, so that the formed chip package is either a ball grid array or pin grid array package depending on whether theconnection members 240 are solder balls or connection pins. - As described above, the chip packaging process of the invention therefore economically uses a stiffener substrate that, associated with a heat sink, reinforce the mechanical strength of the package structure and further promote heat dissipation through the heat sink. Alternatively, a single heat sink provided with a cavity may be substituted for the above association of a stiffener substrate and a heat sink as described in the following second embodiment of the invention.
- Reference now is made to
FIG. 3A throughFIG. 3D to describe a chip packaging process according to a second embodiment of the invention. It should be noticed that only the processing steps particular to this second embodiment are illustrated, and the description of the processing steps common to the first and second embodiments are omitted. - As illustrated in
FIG. 3A , an isolatinglayer 304 and amulti-layered interconnection structure 306 are sequentially formed on abase substrate 302, and achip 314 is flip-chip mounted on the top surface 306 a of thestructure 306, similar to the first embodiment. Aheat sink 342, having acavity 344, is attached on the top surface 306 a via anadhesive layer 330, with thecavity 344 facing down to receive thechip 314 therein. Theheat sink 342 is preferably made of a material having good thermal conduction such as copper or aluminum. Theadhesive layer 330 includes a plurality ofconductive vias 332 that connect the conductive traces inside thestructure 306 to theheat sink 342. If theheat sink 342 is electrically conductive, a power reference or ground reference can be thereby provided. - A sealing
compound 346 is filled in the gaps between thechip 314 and thestructure 306 and the gaps between thechip 314 and the inner sides of thecavity 344 to prevent a popcorn effect. - Referring to
FIG. 3B andFIG. 3C , thebase substrate 302 then is removed to expose the isolatinglayer 304 according to a manner similar to the first embodiment.Openings 304 a then are formed through the isolatinglayer 304 to exposecontact terminals 308 b on thebottom surface 306 b of thestructure 306, on whichexternal connection members 340 are formed. - Referring to
FIG. 3D ,connection members 340 are subsequently attached to thecontact terminals 308 b, similar to the previous embodiment. - The above embodiments describe a packaging structure that principally comprises a single chip. However, more than one chip may be also similarly included in the packaging structure as described below.
- Referring to
FIG. 4 , a schematic view illustrates a packaging structure according to a third embodiment of the invention. As illustrated, achip module 414 is packaged in the packaging structure. Thechip module 414 includes a plurality ofchips multi-layered interconnection structure 406 and electrically connected through its inner circuit. Thechips multi-layered interconnection structure 406, and can therefore form a multi-chip module (MCM) or a system in package (SIP). - As described above, the invention therefore provides a chip packaging comprising a flexible interconnection structure, at least one chip, a stiffener layer and an isolating layer. The flexible interconnection structure having a plurality of bumps on a top surface, a plurality of contact terminals on a bottom surface, and the inner electrical circuits electrically connected to the bumps and the contact terminals. The chip is connected to the bumps of the flexible interconnection structure by a flip-chip type.
- The chip package is fabricated through the following steps: providing the base substrate; forming the isolating layer on the base substrate; forming the multi-layered interconnection structure on the isolating layer; mounting the chip on the top surface of the multi-layered interconnection structure; attaching the stiffener layer on the top surface of the multi-layered interconnection structure; removing the base substrate; and forming the openings of the isolating layer. The openings of the isolating layer could be formed after removing the base substrate or before forming the multi-layered interconnection structure on the isolating layer. The advantages implemented in the invention are:
-
- 1. The flexible interconnection structure with a high density of bump pads and a finer inner circuit layout (trace pitch and trace width.
- 2. The specific flexible interconnection structure used in the invention can advantageously accommodate one or more chips having a high density of bump pads.
- 3. The flexible interconnection structure allows an easier control of the electrical impedance of the conductive traces.
- 4. The contact terminals on the bottom surface of the flexible interconnection structure are the solder balls or the conductive pins.
- 5. Furthermore, the base substrate can have a larger surface area, typically larger than 610 mm×610 mm. More chip packages can be therefore fabricated from a single base substrate, which decreases the fabrication cost.
- It should be apparent to those skilled in the art that other structures that are obtained from various modifications and variations of different parts of the above-described structures of the invention would be possible without departing from the scope and spirit of the invention as illustrated herein. Therefore, the above description of embodiments and examples only illustrates specific ways of making and performing the invention that, consequently, should cover variations and modifications thereof, provided they fall within the inventive concepts as defined in the following claims.
Claims (20)
1. A chip package structure, comprising:
a flexible interconnection structure, having a top surface and an opposite bottom surface, the flexible interconnection structure including inner electrical circuits that are electrically connected to a plurality of bumps on the top surface of the flexible interconnection structure and a plurality of contact terminals located on the bottom surface of the flexible interconnection structure, wherein the bumps have a height not larger than 50 μm;
at least one chip, mounted on the top surface of the flexible interconnection structure and electrically connected to the bumps;
a stiffener layer, attached on the top surface of the flexible interconnection structure; and
an isolating layer, attached to the bottom surface of the flexible interconnection structure, the isolating layer including a plurality of openings that respectively expose the contact terminals on the bottom surface of the multilayered interconnection structure, wherein the isolating layer and the flexible interconnection structure are sequentially formed on a base substrate before the chip and the stiffener layer are attached on the top surface of the flexible interconnection structure.
2. The chip package structure of claim 1 , wherein the chip is mounted on the top surface of the flexible interconnection structure by a flip-chip type.
3. The chip package structure of claim 1 , wherein the stiffener layer includes a stiffener substrate with a hole and a heat sink attached on the stiffener substrate in a manner to cover the hole, wherein the structure of the stiffener substrate and the heat sink results in the cavity of the stiffener layer.
4. The chip package structure of claim 3 , wherein the stiffener substrate includes inner circuits that are electrically connected to the inner electrical circuits of the flexible interconnection structure.
5. The chip package structure of claim 3 , wherein the stiffener substrate further includes at least one passive component that is embedded therein.
6. The chip package structure of claim 3 , wherein the stiffener substrate further includes at least one passive component that is mounted on a surface thereof.
7. The chip package structure of claim 1 , wherein the stiffener layer has a cavity that receives the chip therein.
8. The chip package structure of claim 7 , wherein the stiffener layer is a heat sink.
9. The chip package structure of claim 1 , further comprising at least a passive component formed inside the flexible interconnection structure and electrically connected to the inner electrical circuits.
10. The chip package structure of claim 1 , wherein the bumps are selected from the group consisting of Au, Cu, Ni and Sn.
11. The chip package structure of claim 10 further comprises a soldering material disposed between the bumps of the flexible interconnection structure and the chip, such that the bumps of the flexible interconnection structure and the chip are electrically connected through a thermal-pressing process.
12. The chip package structure of claim 1 , wherein the bumps are made of a soldering material.
13. The chip package structure of claim 1 , wherein the base substrate is selected from one of the glass, quartz and ceramics.
14. The chip package structure of claim 1 , wherein the contact terminals are a plurality of solder balls.
15. The chip package structure of claim 1 , wherein the contact terminals are a plurality of conductive pins.
16. The chip package structure of claim 1 , wherein the flexible interconnection structure is formed through a build-up process on the base substrate.
17. The chip package structure of claim 1 , wherein the base substrate is removed after the chip and the stiffener layer are attached on the top surface of the flexible interconnection structure.
18. A method for fabricating the chip package structure of claim 17 , comprising the following steps:
providing the base substrate;
forming the isolating layer on the base substrate;
forming the multi-layered interconnection structure on the isolating layer;
mounting the chip on the top surface of the multi-layered interconnection structure;
attaching the stiffener layer on the top surface of the multi-layered interconnection structure;
removing the base substrate; and
forming the openings of the isolating layer.
19. The method claim 18 , wherein the openings of the isolating layer are formed after removing the base substrate.
20. The method of claim 18 , wherein the openings of the isolating layer are formed before forming the multi-layered interconnection structure on the isolating layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/160,592 US20050230797A1 (en) | 2002-11-07 | 2005-06-30 | Chip packaging structure |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW091132740A TWI221664B (en) | 2002-11-07 | 2002-11-07 | Structure of chip package and process thereof |
TW91132740 | 2002-11-07 | ||
US10/249,060 US6951773B2 (en) | 2002-11-07 | 2003-03-13 | Chip packaging structure and manufacturing process thereof |
US11/160,592 US20050230797A1 (en) | 2002-11-07 | 2005-06-30 | Chip packaging structure |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/249,060 Continuation-In-Part US6951773B2 (en) | 2002-11-07 | 2003-03-13 | Chip packaging structure and manufacturing process thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050230797A1 true US20050230797A1 (en) | 2005-10-20 |
Family
ID=32228157
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/249,060 Expired - Lifetime US6951773B2 (en) | 2002-11-07 | 2003-03-13 | Chip packaging structure and manufacturing process thereof |
US11/160,592 Abandoned US20050230797A1 (en) | 2002-11-07 | 2005-06-30 | Chip packaging structure |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/249,060 Expired - Lifetime US6951773B2 (en) | 2002-11-07 | 2003-03-13 | Chip packaging structure and manufacturing process thereof |
Country Status (2)
Country | Link |
---|---|
US (2) | US6951773B2 (en) |
TW (1) | TWI221664B (en) |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060043568A1 (en) * | 2004-08-25 | 2006-03-02 | Fujitsu Limited | Semiconductor device having multilayer printed wiring board and manufacturing method of the same |
US20060131739A1 (en) * | 2004-12-16 | 2006-06-22 | Samsung Electronics Co., Ltd. | Semiconductor device and method of arranging pad thereof |
US20070025092A1 (en) * | 2005-08-01 | 2007-02-01 | Baik-Woo Lee | Embedded actives and discrete passives in a cavity within build-up layers |
US20080024998A1 (en) * | 2005-07-20 | 2008-01-31 | Shih-Ping Hsu | Substrate structure integrated with passive components |
US20080023819A1 (en) * | 2006-07-25 | 2008-01-31 | Phoenix Precision Technology Corporation | Package structure having semiconductor chip embedded therein and method for fabricating the same |
US20080264677A1 (en) * | 2006-10-25 | 2008-10-30 | Phoenix Precision Technology Corporation | Circuit board structure having embedded capacitor and fabrication method thereof |
US20080284047A1 (en) * | 2007-05-15 | 2008-11-20 | Eric Tosaya | Chip Package with Stiffener Ring |
US20090116201A1 (en) * | 2007-11-02 | 2009-05-07 | Delta Electronics, Inc. | Circuit board module and method for reinforcing structure thereof |
US20090200659A1 (en) * | 2008-02-11 | 2009-08-13 | Eric Tosaya | Chip Package with Channel Stiffener Frame |
US20090236730A1 (en) * | 2008-03-19 | 2009-09-24 | Roden Topacio | Die substrate with reinforcement structure |
US20100052188A1 (en) * | 2008-08-26 | 2010-03-04 | Mohammad Khan | Semiconductor Chip with Solder Joint Protection Ring |
US20100236822A1 (en) * | 2009-03-23 | 2010-09-23 | Ibiden Co., Ltd. | Wiring board and method for manufacturing the same |
US20100276799A1 (en) * | 2009-05-04 | 2010-11-04 | Heng Stephen F | Semiconductor Chip Package with Stiffener Frame and Configured Lid |
US20110037155A1 (en) * | 2009-08-12 | 2011-02-17 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Dam Material Around Periphery of Die to Reduce Warpage |
US20110100692A1 (en) * | 2009-11-02 | 2011-05-05 | Roden Topacio | Circuit Board with Variable Topography Solder Interconnects |
US8232138B2 (en) | 2010-04-14 | 2012-07-31 | Advanced Micro Devices, Inc. | Circuit board with notched stiffener frame |
WO2014003976A1 (en) * | 2012-06-27 | 2014-01-03 | Intel Corporation | An integrated heat spreader that maximizes heat transfer from a multi-chip package |
CN104851816A (en) * | 2015-04-13 | 2015-08-19 | 华进半导体封装先导技术研发中心有限公司 | Method for packaging multiple chips in high density |
US20150380337A1 (en) * | 2011-09-02 | 2015-12-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermally Enhanced Structure for Multi-Chip Device |
CN106981468A (en) * | 2017-05-15 | 2017-07-25 | 中芯长电半导体(江阴)有限公司 | Fan-out-type wafer level packaging structure and preparation method thereof |
US9867282B2 (en) | 2013-08-16 | 2018-01-09 | Ati Technologies Ulc | Circuit board with corner hollows |
WO2023249887A1 (en) * | 2022-06-24 | 2023-12-28 | Wolfspeed, Inc. | Semiconductor device packages with exposed heat dissipating surfaces and methods of fabricating the same |
Families Citing this family (103)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI245381B (en) * | 2003-08-14 | 2005-12-11 | Via Tech Inc | Electrical package and process thereof |
US7495344B2 (en) * | 2004-03-18 | 2009-02-24 | Sanyo Electric Co., Ltd. | Semiconductor apparatus |
US7786591B2 (en) * | 2004-09-29 | 2010-08-31 | Broadcom Corporation | Die down ball grid array package |
US20060068576A1 (en) * | 2004-09-30 | 2006-03-30 | Burdick William E Jr | Lithography transfer for high density interconnect circuits |
US8525314B2 (en) * | 2004-11-03 | 2013-09-03 | Tessera, Inc. | Stacked packaging improvements |
JP4790297B2 (en) * | 2005-04-06 | 2011-10-12 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
JP5065586B2 (en) * | 2005-10-18 | 2012-11-07 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US8058101B2 (en) * | 2005-12-23 | 2011-11-15 | Tessera, Inc. | Microelectronic packages and methods therefor |
JP4216295B2 (en) * | 2006-05-01 | 2009-01-28 | シャープ株式会社 | Bump structure, method of forming the same, and semiconductor device using the same |
TWI299646B (en) * | 2006-06-06 | 2008-08-01 | Via Tech Inc | A circuit board and manufacturing method thereof |
US7405102B2 (en) * | 2006-06-09 | 2008-07-29 | Freescale Semiconductor, Inc. | Methods and apparatus for thermal management in a multi-layer embedded chip structure |
US8017436B1 (en) | 2007-12-10 | 2011-09-13 | Amkor Technology, Inc. | Thin substrate fabrication method and structure |
US8358155B2 (en) * | 2008-01-29 | 2013-01-22 | Oracle America, Inc. | Circuit that facilitates proximity communication |
TW200937667A (en) | 2008-02-20 | 2009-09-01 | Advanced Optoelectronic Tech | Package structure of chemical compound semiconductor device and fabricating method thereof |
KR101486420B1 (en) * | 2008-07-25 | 2015-01-26 | 삼성전자주식회사 | Chip package and stacked package using the same and method of fabricating them |
US7842541B1 (en) * | 2008-09-24 | 2010-11-30 | Amkor Technology, Inc. | Ultra thin package and fabrication method |
US8415203B2 (en) * | 2008-09-29 | 2013-04-09 | Freescale Semiconductor, Inc. | Method of forming a semiconductor package including two devices |
TWI381513B (en) * | 2010-01-08 | 2013-01-01 | Powertech Technology Inc | Chip stacked package structure and fabrication method thereof |
US9159708B2 (en) | 2010-07-19 | 2015-10-13 | Tessera, Inc. | Stackable molded microelectronic packages with area array unit connectors |
US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
KR101075241B1 (en) | 2010-11-15 | 2011-11-01 | 테세라, 인코포레이티드 | Microelectronic package with terminals on dielectric mass |
US20120146206A1 (en) | 2010-12-13 | 2012-06-14 | Tessera Research Llc | Pin attachment |
KR101128063B1 (en) | 2011-05-03 | 2012-04-23 | 테세라, 인코포레이티드 | Package-on-package assembly with wire bonds to encapsulation surface |
US8618659B2 (en) | 2011-05-03 | 2013-12-31 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US8519535B2 (en) * | 2011-05-11 | 2013-08-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and structure for controlling package warpage |
US8502390B2 (en) | 2011-07-12 | 2013-08-06 | Tessera, Inc. | De-skewed multi-die packages |
US8823165B2 (en) | 2011-07-12 | 2014-09-02 | Invensas Corporation | Memory module in a package |
US8513817B2 (en) | 2011-07-12 | 2013-08-20 | Invensas Corporation | Memory module in a package |
US8872318B2 (en) | 2011-08-24 | 2014-10-28 | Tessera, Inc. | Through interposer wire bond using low CTE interposer with coarse slot apertures |
US20130070437A1 (en) * | 2011-09-20 | 2013-03-21 | Invensas Corp. | Hybrid interposer |
EP2764544A1 (en) | 2011-10-03 | 2014-08-13 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
TWI515864B (en) | 2011-10-03 | 2016-01-01 | 英帆薩斯公司 | Stub minimization with terminal grids offset from center of package |
US8659141B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization using duplicate sets of terminals for wirebond assemblies without windows |
TWI501254B (en) | 2011-10-03 | 2015-09-21 | Invensas Corp | Stub minimization for multi-die wirebond assemblies with orthogonal windows |
US8659140B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate |
JP5881833B2 (en) * | 2011-10-03 | 2016-03-09 | インヴェンサス・コーポレイション | Minimizing stubs in assemblies without wire bonds to the package substrate |
US8659142B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization for wirebond assemblies without windows |
US8441111B2 (en) | 2011-10-03 | 2013-05-14 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
US8629545B2 (en) | 2011-10-03 | 2014-01-14 | Invensas Corporation | Stub minimization for assemblies without wirebonds to package substrate |
US8436457B2 (en) | 2011-10-03 | 2013-05-07 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
US8404520B1 (en) | 2011-10-17 | 2013-03-26 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US8946757B2 (en) | 2012-02-17 | 2015-02-03 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US9349706B2 (en) | 2012-02-24 | 2016-05-24 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US8372741B1 (en) | 2012-02-24 | 2013-02-12 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9391008B2 (en) | 2012-07-31 | 2016-07-12 | Invensas Corporation | Reconstituted wafer-level package DRAM |
US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
US8848392B2 (en) | 2012-08-27 | 2014-09-30 | Invensas Corporation | Co-support module and microelectronic assembly |
US8848391B2 (en) | 2012-08-27 | 2014-09-30 | Invensas Corporation | Co-support component and microelectronic assembly |
US8787034B2 (en) | 2012-08-27 | 2014-07-22 | Invensas Corporation | Co-support system and microelectronic assembly |
US9368477B2 (en) | 2012-08-27 | 2016-06-14 | Invensas Corporation | Co-support circuit panel and microelectronic packages |
US8975738B2 (en) | 2012-11-12 | 2015-03-10 | Invensas Corporation | Structure for microelectronic packaging with terminals on dielectric mass |
US8878353B2 (en) | 2012-12-20 | 2014-11-04 | Invensas Corporation | Structure for microelectronic packaging with bond elements to encapsulation surface |
US9136254B2 (en) | 2013-02-01 | 2015-09-15 | Invensas Corporation | Microelectronic package having wire bond vias and stiffening layer |
US10032692B2 (en) * | 2013-03-12 | 2018-07-24 | Nvidia Corporation | Semiconductor package structure |
US9070423B2 (en) | 2013-06-11 | 2015-06-30 | Invensas Corporation | Single package dual channel memory with co-support |
US9034696B2 (en) | 2013-07-15 | 2015-05-19 | Invensas Corporation | Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation |
US8883563B1 (en) | 2013-07-15 | 2014-11-11 | Invensas Corporation | Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation |
US9023691B2 (en) | 2013-07-15 | 2015-05-05 | Invensas Corporation | Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation |
US9167710B2 (en) | 2013-08-07 | 2015-10-20 | Invensas Corporation | Embedded packaging with preformed vias |
US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
US20150076714A1 (en) | 2013-09-16 | 2015-03-19 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US9760132B2 (en) | 2013-09-19 | 2017-09-12 | Nvidia Corporation | Stiffening electronic packages by disposing a stiffener ring between substrate center area and conductive pad |
US9123555B2 (en) | 2013-10-25 | 2015-09-01 | Invensas Corporation | Co-support for XFD packaging |
US9082753B2 (en) | 2013-11-12 | 2015-07-14 | Invensas Corporation | Severing bond wire by kinking and twisting |
US9087815B2 (en) | 2013-11-12 | 2015-07-21 | Invensas Corporation | Off substrate kinking of bond wire |
US9583456B2 (en) | 2013-11-22 | 2017-02-28 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9263394B2 (en) | 2013-11-22 | 2016-02-16 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9379074B2 (en) | 2013-11-22 | 2016-06-28 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US9418928B2 (en) | 2014-01-06 | 2016-08-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protrusion bump pads for bond-on-trace processing |
US9508637B2 (en) | 2014-01-06 | 2016-11-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protrusion bump pads for bond-on-trace processing |
US9275967B2 (en) | 2014-01-06 | 2016-03-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protrusion bump pads for bond-on-trace processing |
US9305890B2 (en) | 2014-01-15 | 2016-04-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package having substrate with embedded metal trace overlapped by landing pad |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US9214454B2 (en) | 2014-03-31 | 2015-12-15 | Invensas Corporation | Batch process fabrication of package-on-package microelectronic assemblies |
US9305874B2 (en) | 2014-04-13 | 2016-04-05 | Infineon Technologies Ag | Baseplate for an electronic module and method of manufacturing the same |
US9190355B2 (en) * | 2014-04-18 | 2015-11-17 | Freescale Semiconductor, Inc. | Multi-use substrate for integrated circuit |
US9418877B2 (en) * | 2014-05-05 | 2016-08-16 | Qualcomm Incorporated | Integrated device comprising high density interconnects in inorganic layers and redistribution layers in organic layers |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US9646917B2 (en) | 2014-05-29 | 2017-05-09 | Invensas Corporation | Low CTE component with wire bond interconnects |
US9412714B2 (en) | 2014-05-30 | 2016-08-09 | Invensas Corporation | Wire bond support structure and microelectronic package including wire bonds therefrom |
EP3163607A4 (en) * | 2014-06-26 | 2018-03-07 | Toppan Printing Co., Ltd. | Wiring board, semiconductor device and method for manufacturing semiconductor device |
US9281296B2 (en) | 2014-07-31 | 2016-03-08 | Invensas Corporation | Die stacking techniques in BGA memory package for small footprint CPU and memory motherboard design |
US9691437B2 (en) | 2014-09-25 | 2017-06-27 | Invensas Corporation | Compact microelectronic assembly having reduced spacing between controller and memory packages |
US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9502372B1 (en) | 2015-04-30 | 2016-11-22 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
US9490222B1 (en) | 2015-10-12 | 2016-11-08 | Invensas Corporation | Wire bond wires for interference shielding |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US9484080B1 (en) | 2015-11-09 | 2016-11-01 | Invensas Corporation | High-bandwidth memory application with controlled impedance loading |
US10043779B2 (en) | 2015-11-17 | 2018-08-07 | Invensas Corporation | Packaged microelectronic device for a package-on-package device |
US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US9679613B1 (en) | 2016-05-06 | 2017-06-13 | Invensas Corporation | TFD I/O partition for high-speed, high-density applications |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
CN111133576A (en) * | 2018-01-03 | 2020-05-08 | 英特尔公司 | Semiconductor die architecture with de-aggregated stack of layers |
US10636746B2 (en) * | 2018-02-26 | 2020-04-28 | International Business Machines Corporation | Method of forming an electronic package |
CN110176439B (en) * | 2019-05-29 | 2024-06-18 | 中国电子科技集团公司第四十三研究所 | Module SiP structure and manufacturing method thereof |
US11164804B2 (en) | 2019-07-23 | 2021-11-02 | International Business Machines Corporation | Integrated circuit (IC) device package lid attach utilizing nano particle metallic paste |
Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5459368A (en) * | 1993-08-06 | 1995-10-17 | Matsushita Electric Industrial Co., Ltd. | Surface acoustic wave device mounted module |
US5672548A (en) * | 1994-07-11 | 1997-09-30 | International Business Machines Corporation | Method for attaching heat sinks directly to chip carrier modules using flexible-epoxy |
US5724230A (en) * | 1996-06-21 | 1998-03-03 | International Business Machines Corporation | Flexible laminate module including spacers embedded in an adhesive |
US5736448A (en) * | 1995-12-04 | 1998-04-07 | General Electric Company | Fabrication method for thin film capacitors |
US5866943A (en) * | 1997-06-23 | 1999-02-02 | Lsi Logic Corporation | System and method for forming a grid array device package employing electomagnetic shielding |
US6020637A (en) * | 1997-05-07 | 2000-02-01 | Signetics Kp Co., Ltd. | Ball grid array semiconductor package |
US6046077A (en) * | 1998-01-07 | 2000-04-04 | Nec Corporation | Semiconductor device assembly method and semiconductor device produced by the method |
US6198635B1 (en) * | 1999-05-18 | 2001-03-06 | Vsli Technology, Inc. | Interconnect layout pattern for integrated circuit packages and the like |
US6335563B1 (en) * | 1998-07-06 | 2002-01-01 | Seiko Epson Corporation | Semiconductor device, method of fabricating the same, circuit board, and electronic device |
US6351031B1 (en) * | 1999-10-12 | 2002-02-26 | Fujitsu Limited | Semiconductor device and method for manufacturing substrate of the same |
US6404049B1 (en) * | 1995-11-28 | 2002-06-11 | Hitachi, Ltd. | Semiconductor device, manufacturing method thereof and mounting board |
US6404070B1 (en) * | 1999-08-03 | 2002-06-11 | Shinko Electric Industries Co., Ltd. | Semiconductor device |
US6442026B2 (en) * | 1999-12-13 | 2002-08-27 | Kabushiki Kaisha Toshiba | Apparatus for cooling a circuit component |
US6441488B1 (en) * | 1997-05-30 | 2002-08-27 | Tessera, Inc. | Fan-out translator for a semiconductor package |
US6499216B1 (en) * | 1994-07-07 | 2002-12-31 | Tessera, Inc. | Methods and structures for electronic probing arrays |
US6501175B2 (en) * | 2000-06-12 | 2002-12-31 | Nec Corporation | Semiconductor device with semiconductor chip on flexible tape |
US6607942B1 (en) * | 2001-07-26 | 2003-08-19 | Taiwan Semiconductor Manufacturing Company | Method of fabricating as grooved heat spreader for stress reduction in an IC package |
US6661088B1 (en) * | 1999-09-27 | 2003-12-09 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device having interposer and method of manufacturing the same |
US6710444B2 (en) * | 2002-03-21 | 2004-03-23 | Intel Corporation | Molded substrate stiffener with embedded capacitors |
US6734540B2 (en) * | 2000-10-11 | 2004-05-11 | Altera Corporation | Semiconductor package with stress inhibiting intermediate mounting substrate |
US6806568B2 (en) * | 2001-07-20 | 2004-10-19 | The Board Of Trustees Of The University Of Arkansas | Decoupling capacitor for integrated circuit package and electrical components using the decoupling capacitor and associated methods |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5811317A (en) * | 1995-08-25 | 1998-09-22 | Texas Instruments Incorporated | Process for reflow bonding a semiconductor die to a substrate and the product produced by the product |
US5808874A (en) * | 1996-05-02 | 1998-09-15 | Tessera, Inc. | Microelectronic connections with liquid conductive elements |
JP3395164B2 (en) * | 1998-11-05 | 2003-04-07 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Semiconductor device |
US6472762B1 (en) * | 2001-08-31 | 2002-10-29 | Lsi Logic Corporation | Enhanced laminate flipchip package using a high CTE heatspreader |
-
2002
- 2002-11-07 TW TW091132740A patent/TWI221664B/en not_active IP Right Cessation
-
2003
- 2003-03-13 US US10/249,060 patent/US6951773B2/en not_active Expired - Lifetime
-
2005
- 2005-06-30 US US11/160,592 patent/US20050230797A1/en not_active Abandoned
Patent Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5459368A (en) * | 1993-08-06 | 1995-10-17 | Matsushita Electric Industrial Co., Ltd. | Surface acoustic wave device mounted module |
US6499216B1 (en) * | 1994-07-07 | 2002-12-31 | Tessera, Inc. | Methods and structures for electronic probing arrays |
US5672548A (en) * | 1994-07-11 | 1997-09-30 | International Business Machines Corporation | Method for attaching heat sinks directly to chip carrier modules using flexible-epoxy |
US6404049B1 (en) * | 1995-11-28 | 2002-06-11 | Hitachi, Ltd. | Semiconductor device, manufacturing method thereof and mounting board |
US5736448A (en) * | 1995-12-04 | 1998-04-07 | General Electric Company | Fabrication method for thin film capacitors |
US5724230A (en) * | 1996-06-21 | 1998-03-03 | International Business Machines Corporation | Flexible laminate module including spacers embedded in an adhesive |
US6020637A (en) * | 1997-05-07 | 2000-02-01 | Signetics Kp Co., Ltd. | Ball grid array semiconductor package |
US6441488B1 (en) * | 1997-05-30 | 2002-08-27 | Tessera, Inc. | Fan-out translator for a semiconductor package |
US5866943A (en) * | 1997-06-23 | 1999-02-02 | Lsi Logic Corporation | System and method for forming a grid array device package employing electomagnetic shielding |
US6046077A (en) * | 1998-01-07 | 2000-04-04 | Nec Corporation | Semiconductor device assembly method and semiconductor device produced by the method |
US6335563B1 (en) * | 1998-07-06 | 2002-01-01 | Seiko Epson Corporation | Semiconductor device, method of fabricating the same, circuit board, and electronic device |
US6198635B1 (en) * | 1999-05-18 | 2001-03-06 | Vsli Technology, Inc. | Interconnect layout pattern for integrated circuit packages and the like |
US6404070B1 (en) * | 1999-08-03 | 2002-06-11 | Shinko Electric Industries Co., Ltd. | Semiconductor device |
US6661088B1 (en) * | 1999-09-27 | 2003-12-09 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device having interposer and method of manufacturing the same |
US6351031B1 (en) * | 1999-10-12 | 2002-02-26 | Fujitsu Limited | Semiconductor device and method for manufacturing substrate of the same |
US6442026B2 (en) * | 1999-12-13 | 2002-08-27 | Kabushiki Kaisha Toshiba | Apparatus for cooling a circuit component |
US6501175B2 (en) * | 2000-06-12 | 2002-12-31 | Nec Corporation | Semiconductor device with semiconductor chip on flexible tape |
US6734540B2 (en) * | 2000-10-11 | 2004-05-11 | Altera Corporation | Semiconductor package with stress inhibiting intermediate mounting substrate |
US6806568B2 (en) * | 2001-07-20 | 2004-10-19 | The Board Of Trustees Of The University Of Arkansas | Decoupling capacitor for integrated circuit package and electrical components using the decoupling capacitor and associated methods |
US6607942B1 (en) * | 2001-07-26 | 2003-08-19 | Taiwan Semiconductor Manufacturing Company | Method of fabricating as grooved heat spreader for stress reduction in an IC package |
US6710444B2 (en) * | 2002-03-21 | 2004-03-23 | Intel Corporation | Molded substrate stiffener with embedded capacitors |
Cited By (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070257356A1 (en) * | 2004-08-25 | 2007-11-08 | Fujitsu Limited | Semiconductor device having multilayer printed wiring board and manufacturing method of the same |
US20060043568A1 (en) * | 2004-08-25 | 2006-03-02 | Fujitsu Limited | Semiconductor device having multilayer printed wiring board and manufacturing method of the same |
US7400035B2 (en) * | 2004-08-25 | 2008-07-15 | Fujitsu Limited | Semiconductor device having multilayer printed wiring board |
US7799604B2 (en) | 2004-08-25 | 2010-09-21 | Fujitsu Limited | Semiconductor device having multilayer printed wiring board and manufacturing method of the same |
US7696626B2 (en) | 2004-12-16 | 2010-04-13 | Samsung Electronics Co., Ltd. | Semiconductor device and method of arranging pad thereof |
US20060131739A1 (en) * | 2004-12-16 | 2006-06-22 | Samsung Electronics Co., Ltd. | Semiconductor device and method of arranging pad thereof |
US20080024998A1 (en) * | 2005-07-20 | 2008-01-31 | Shih-Ping Hsu | Substrate structure integrated with passive components |
US20070025092A1 (en) * | 2005-08-01 | 2007-02-01 | Baik-Woo Lee | Embedded actives and discrete passives in a cavity within build-up layers |
US8335084B2 (en) * | 2005-08-01 | 2012-12-18 | Georgia Tech Research Corporation | Embedded actives and discrete passives in a cavity within build-up layers |
US20080023819A1 (en) * | 2006-07-25 | 2008-01-31 | Phoenix Precision Technology Corporation | Package structure having semiconductor chip embedded therein and method for fabricating the same |
US7705446B2 (en) * | 2006-07-25 | 2010-04-27 | Phoenix Precision Technology Corporation | Package structure having semiconductor chip embedded therein and method for fabricating the same |
US20080264677A1 (en) * | 2006-10-25 | 2008-10-30 | Phoenix Precision Technology Corporation | Circuit board structure having embedded capacitor and fabrication method thereof |
US7839650B2 (en) | 2006-10-25 | 2010-11-23 | Unimicron Technology Corp. | Circuit board structure having embedded capacitor and fabrication method thereof |
US20080284047A1 (en) * | 2007-05-15 | 2008-11-20 | Eric Tosaya | Chip Package with Stiffener Ring |
US20090116201A1 (en) * | 2007-11-02 | 2009-05-07 | Delta Electronics, Inc. | Circuit board module and method for reinforcing structure thereof |
US20090200659A1 (en) * | 2008-02-11 | 2009-08-13 | Eric Tosaya | Chip Package with Channel Stiffener Frame |
US8405187B2 (en) | 2008-02-11 | 2013-03-26 | Globalfoundries Inc. | Chip package with channel stiffener frame |
US8008133B2 (en) | 2008-02-11 | 2011-08-30 | Globalfoundries Inc. | Chip package with channel stiffener frame |
US20090236730A1 (en) * | 2008-03-19 | 2009-09-24 | Roden Topacio | Die substrate with reinforcement structure |
US8927344B2 (en) | 2008-03-19 | 2015-01-06 | Ati Technologies Ulc | Die substrate with reinforcement structure |
US8313984B2 (en) | 2008-03-19 | 2012-11-20 | Ati Technologies Ulc | Die substrate with reinforcement structure |
US7923850B2 (en) | 2008-08-26 | 2011-04-12 | Advanced Micro Devices, Inc. | Semiconductor chip with solder joint protection ring |
US20100052188A1 (en) * | 2008-08-26 | 2010-03-04 | Mohammad Khan | Semiconductor Chip with Solder Joint Protection Ring |
US20100236822A1 (en) * | 2009-03-23 | 2010-09-23 | Ibiden Co., Ltd. | Wiring board and method for manufacturing the same |
US8216887B2 (en) | 2009-05-04 | 2012-07-10 | Advanced Micro Devices, Inc. | Semiconductor chip package with stiffener frame and configured lid |
US20100276799A1 (en) * | 2009-05-04 | 2010-11-04 | Heng Stephen F | Semiconductor Chip Package with Stiffener Frame and Configured Lid |
US8021930B2 (en) * | 2009-08-12 | 2011-09-20 | Stats Chippac, Ltd. | Semiconductor device and method of forming dam material around periphery of die to reduce warpage |
US20110037155A1 (en) * | 2009-08-12 | 2011-02-17 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Dam Material Around Periphery of Die to Reduce Warpage |
US8367480B2 (en) | 2009-08-12 | 2013-02-05 | Stats Chippac, Ltd. | Semiconductor device and method of forming dam material around periphery of die to reduce warpage |
US20110100692A1 (en) * | 2009-11-02 | 2011-05-05 | Roden Topacio | Circuit Board with Variable Topography Solder Interconnects |
US8232138B2 (en) | 2010-04-14 | 2012-07-31 | Advanced Micro Devices, Inc. | Circuit board with notched stiffener frame |
US20150380337A1 (en) * | 2011-09-02 | 2015-12-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermally Enhanced Structure for Multi-Chip Device |
US9530715B2 (en) * | 2011-09-02 | 2016-12-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermally enhanced structure for multi-chip device |
WO2014003976A1 (en) * | 2012-06-27 | 2014-01-03 | Intel Corporation | An integrated heat spreader that maximizes heat transfer from a multi-chip package |
US9257364B2 (en) | 2012-06-27 | 2016-02-09 | Intel Corporation | Integrated heat spreader that maximizes heat transfer from a multi-chip package |
US9646910B2 (en) | 2012-06-27 | 2017-05-09 | Intel Corporation | Integrated heat spreader that maximizes heat transfer from a multi-chip package |
US9867282B2 (en) | 2013-08-16 | 2018-01-09 | Ati Technologies Ulc | Circuit board with corner hollows |
CN104851816A (en) * | 2015-04-13 | 2015-08-19 | 华进半导体封装先导技术研发中心有限公司 | Method for packaging multiple chips in high density |
CN106981468A (en) * | 2017-05-15 | 2017-07-25 | 中芯长电半导体(江阴)有限公司 | Fan-out-type wafer level packaging structure and preparation method thereof |
WO2023249887A1 (en) * | 2022-06-24 | 2023-12-28 | Wolfspeed, Inc. | Semiconductor device packages with exposed heat dissipating surfaces and methods of fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
US6951773B2 (en) | 2005-10-04 |
TW200408080A (en) | 2004-05-16 |
TWI221664B (en) | 2004-10-01 |
US20040090756A1 (en) | 2004-05-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6951773B2 (en) | Chip packaging structure and manufacturing process thereof | |
US7034401B2 (en) | Packaging substrates for integrated circuits and soldering methods | |
US7186586B2 (en) | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities | |
US7161242B2 (en) | Semiconductor device, semiconductor device substrate, and manufacturing method thereof that can increase reliability in mounting a semiconductor element | |
JP3239909B2 (en) | Stackable 3D multi-chip semiconductor device and its manufacturing method | |
US7071569B2 (en) | Electrical package capable of increasing the density of bonding pads and fine circuit lines inside a interconnection | |
KR101690549B1 (en) | System and method for stacked die embedded chip build-up | |
US20240006325A1 (en) | Method of fabricating a semiconductor package | |
US20080157327A1 (en) | Package on package structure for semiconductor devices and method of the same | |
US8123965B2 (en) | Interconnect structure with stress buffering ability and the manufacturing method thereof | |
US7754538B2 (en) | Packaging substrate structure with electronic components embedded therein and method for manufacturing the same | |
US20060091524A1 (en) | Semiconductor module, process for producing the same, and film interposer | |
US7038309B2 (en) | Chip package structure with glass substrate | |
US20050116322A1 (en) | Circuit module | |
US20070085205A1 (en) | Semiconductor device with electroless plating metal connecting layer and method for fabricating the same | |
US7276800B2 (en) | Carrying structure of electronic components | |
JP2008270362A (en) | Multilayer wiring board and manufacturing method thereof | |
US6437436B2 (en) | Integrated circuit chip package with test points | |
US6946738B2 (en) | Semiconductor packaging substrate and method of producing the same | |
JP4494249B2 (en) | Semiconductor device | |
US20060231863A1 (en) | Manufacturing process of a chip package structure | |
US7253510B2 (en) | Ball grid array package construction with raised solder ball pads | |
US20030201544A1 (en) | Flip chip package | |
CN113964093A (en) | Packaging structure and preparation method thereof | |
US20240096721A1 (en) | Electronic package and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |