WO2000038230A1 - Windowed non-ceramic package having embedded frame - Google Patents

Windowed non-ceramic package having embedded frame Download PDF

Info

Publication number
WO2000038230A1
WO2000038230A1 PCT/US1999/028012 US9928012W WO0038230A1 WO 2000038230 A1 WO2000038230 A1 WO 2000038230A1 US 9928012 W US9928012 W US 9928012W WO 0038230 A1 WO0038230 A1 WO 0038230A1
Authority
WO
WIPO (PCT)
Prior art keywords
frame
package
mold compound
die
window
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US1999/028012
Other languages
English (en)
French (fr)
Inventor
Zong-Fu Li
Kabul Sengupta
Deborah L. Thompson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/219,186 external-priority patent/US6072232A/en
Application filed by Intel Corp filed Critical Intel Corp
Priority to AU17448/00A priority Critical patent/AU1744800A/en
Priority to GB0113365A priority patent/GB2359927B/en
Priority to JP2000590209A priority patent/JP2002533926A/ja
Priority to KR10-2001-7007833A priority patent/KR100490692B1/ko
Priority to DE19983826T priority patent/DE19983826T1/de
Publication of WO2000038230A1 publication Critical patent/WO2000038230A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F39/00Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
    • H10F39/80Constructional details of image sensors
    • H10F39/804Containers or encapsulations
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W76/00Containers; Fillings or auxiliary members therefor; Seals
    • H10W76/10Containers or parts thereof
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00Constructional details of devices covered by this subclass
    • H10F77/50Encapsulations or containers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/851Dispositions of multiple connectors or interconnections
    • H10W72/874On different surfaces
    • H10W72/884Die-attach connectors and bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Definitions

  • the described invention relates to the field of integrated circuit packages.
  • the invention relates to an integrated circuit package capable of being mounted to a circuit board via a mass reflow process.
  • a windowed integrated circuit package is used for various applications in which an integrated circuit is illuminated or irradiated by light or other radiation sources located outside the integrated circuit package.
  • An image sensor is one use of a windowed integrated circuit package.
  • a photodiode array may be placed within a windowed integrated circuit package.
  • the photo-detector array provides an image data output based upon the light incident on the photo-detector array.
  • the photo-detector array may be used for capturing images or for other image reproduction applications.
  • a color filter array (CFA) material is used with the photo-detector to filter the light impinging on the image sensor to allow for the formation of full color images.
  • Each filter allows a predetermined color of light to reach a corresponding photo-detector, thus determining what color light will be sensed by the photo-detector.
  • Integrated circuit (IC) packages are mounted on circuit boards by various techniques including mass reflow and manual and hot bar soldering of the package to the circuit board. Manual soldering and hot bar soldering, however, are relatively slow and expensive processes.
  • Mass reflow board mounting is a faster, automated process.
  • Mass reflow refers to one of several different techniques that raise the temperature of the IC package to approximately 215 to 225 °C. At these elevated temperatures, solder residing on pads of the integrated circuit board melts and adheres to leads on the IC package. After the solder cools, the IC package remains firmly coupled to the solder pads. Mass reflow includes infrared, convection, and vapor phase techniques.
  • Non-ceramic packages such as windowed plastic packages are more desirable than ceramic packages because they are of lower cost than corresponding ceramic windowed packages.
  • standard windowed plastic packages tested on the mass reflow process exhibited problems such as cracked lids, delamination of the die from the die attach, and lid-sealant separation due to thermal expansion mismatch between the plastic and glass window.
  • these windowed plastic packages were mounted to circuit boards using techniques such as manual soldering that keep the package bulk from reaching the elevated temperatures of the mass reflow process.
  • An integrated circuit (IC) package includes a mold compound, a die, and a window.
  • the mold compound has a frame embedded within it.
  • the frame has a coefficient of thermal expansion (CTE) that is less than the mold compound.
  • CTE coefficient of thermal expansion
  • the IC package is capable of being attached to a circuit board via a mass reflow process.
  • Figure 1 shows a cross sectional block diagram of the windowed quad flat pack (QFP) package 10 as modified by the Applicants.
  • QFP windowed quad flat pack
  • Figure 2 shows a schematic diagram of one embodiment of the package lid, including the ceramic frame and glass window.
  • Figure 3 shows a schematic diagram of one embodiment of the entire IC package.
  • Figure 4 shows one embodiment of the process for attaching a die onto a windowed non-ceramic package.
  • Figure 5 shows a cross sectional view of one embodiment of the mold compound including an embedded frame.
  • Figures 6 and 7 show modeling of warpage patterns at 225 °C of an IC package with an embedded frame and without an embedded frame, respectively.
  • Figure 8 shows one embodiment of an embedded frame that has cross bars that join the sides of the embedded frame.
  • Figures 9A and 9B show one embodiment of a mold that can be used to embed a frame within the mold compound.
  • Figure 10 shows an imaging system comprising an image sensor attached to a circuit board via a mass reflow process.
  • An improvement to a windowed non-ceramic integrated circuit (IC) package capable of being mounted via a mass reflow process is disclosed.
  • a frame is embedded in the mold compound of the IC package. This reduces the stresses internal to the IC package when raised to the high temperatures associated with mass reflow.
  • modifying a windowed plastic QFP package available through Kyocera Corporation based in Kyoto, Japan allows the plastic package to withstand the mass reflow process without the lid separating from the molded package or the die delaminating from the molded package.
  • the non-ceramic IC package may be combined with a CFA material with high temperature stability to produce an image sensor that maintains its color performance despite being exposed to a mass reflow process.
  • Figure 1 shows a cross sectional block diagram of a windowed QFP package 10 that is mass reflowable.
  • a non-ceramic molded package 12 makes up the package body.
  • the non-ceramic molded package is made with a low-moisture plastic, such as a low-moisture mold compound of ortho-cresol-novolac developed by Kyocera Corporation.
  • depressions 22 indicate where ejector pins were used to remove the molded package after being formed.
  • Appendix 1 includes an example of the material characteristics of a low-moisture mold compound of Kyocera Corporation.
  • the die attach 14 is used to hold the die 16 in place.
  • the die attach 14 is a low rigidity epoxy such as a silver-filled epoxy manufactured by Ablestik Electronic Materials and Adhesives, based in Collinso Dominguez, California.
  • Wire bonds 18 attach the die 16 to a lead frame 20.
  • the die attach 14 is selected to withstand the elevated temperatures of the mass reflow process. Delamination of the die 16 from the die attach 14 or molded package 12 may be a problem during mass reflow. Applicants have determined that a two step cure process for the die attach, as will be discussed with respect to Figure 3, solves this problem.
  • a lid 30 seals the molded package.
  • the lid 30 comprises a ceramic frame 32 made of alumina.
  • the ceramic frame 32 holds a transparent window.
  • the ceramic frame 32 includes a recessed ledge within which a glass window 34 resides.
  • the molded package 12 and the ceramic frame 32 are sealed using a bis-phenol A type epoxy.
  • the epoxy seal may also be used to seal the ceramic frame 32 to the glass window 34.
  • Appendix 2 summarizes the characteristics of a bis-phenol A-type sealant that is suitable for use with the present invention.
  • the modified windowed package is particularly suited for, but not limited to, Complementary Metal Oxide Semiconductor (CMOS) image sensors because their die size are relatively large (they can exceed 240 mils by 240 mils).
  • CMOS Complementary Metal Oxide Semiconductor
  • An embodiment of the package suitable for an image sensor includes a window having a slightly larger area than that of the light-sensitive portion of the die.
  • the window is approximately 1.2 times the area of the light-sensitive portion of the die.
  • the window size varies depending on its distance away from the die.
  • Figures 2 and 3 show schematic diagrams of one embodiment of the lid and molded package.
  • Figure 2 shows a schematic of one embodiment of the package lid 30, including the ceramic frame 32 and glass window 34.
  • the first dimension is in mils
  • the dimension in parentheses is in millimeters.
  • a glass window 34 is seated into a recessed ledge 40 in the ceramic frame 32.
  • Figure 3 shows a schematic of one embodiment of the entire IC package 50 in accordance with present invention.
  • the first dimension indicated for an element is in inches
  • the second dimension (in parentheses) is in millimeters.
  • the embodiment shown includes a particular type of lead frame (quad flat pack -QFP), other types of lead frames may be employed.
  • other packages may be used, including leadless packages such as ball grid array (BGA) packages, leadless chip carrier (LCC) packages, and leaded packages such as dual in-line package (DIP), and so forth.
  • BGA ball grid array
  • LCC leadless chip carrier
  • DIP dual in-line package
  • Figure 4 shows one embodiment of the process for attaching a die into a windowed non-ceramic package.
  • die attach is dispensed on the molded package.
  • the die attach is comprised of a low rigidity epoxy such as a silver-filled epoxy, as previously stated.
  • the process continues at block 204, at which the die is scrubbed, or moved back and forth while pressure is applied to firmly attach the die to the die attach. Good adhesion of the die to a smooth surface of the molded package is achieved without plating the backside of the die with gold.
  • the die attach is cured at block 206. It is important to eliminate voids in the die attach, which may cause delamination problems. It has been found that a two stage cure process works better than a one stage cure process for eliminating voids in the die attach. For one embodiment, the die attach is baked at approximately 100 °C for approximately one hour, then the die attach is baked at approximately 150 °C for approximately another hour.
  • wire bonds are attached between the die and the lead frame of the molded package.
  • the lid is attached to the molded package.
  • the lid comprises the glass window 34 attached to the ceramic frame 32 with a bis-phenol A type epoxy.
  • the epoxy is cured by baking.
  • the curing is performed by raising the temperature to approximately 150 °C for approximately 70 minutes.
  • the lid is attached to the molded package using the same epoxy that was used
  • the above steps are performed using laminar flow hoods in a clean room that meets level class sub 100, in which there is less than 100 particles of contamination of one micron or less per cubit meter. This helps to prevent particle contamination of the die during assembly.
  • the window has a scratch-dig specification of 20 microns.
  • the scratch-dig specification denotes the largest allowable defect in the glass. A larger defect may interfere with the imaging performance of the image sensor.
  • an extended bake cycle may be used just prior to bagging.
  • the sealed package is baked at 125 °C for 48 hours, then it is vacuum sealed in a moisture barrier bag for storage or shipment. This allows the sealed package to meet the Institute for Interconnecting and Packaging Electronic Circuits (IPC) level 4 surface mount requirements. (The IPC is a trade association representing over 2300 companies in the electronic interconnection industry worldwide.)
  • a mass reflow process As shown at block 214.
  • mass reflow process There are various types of mass reflow processes.
  • an IR/convection mass reflow process is employed that conforms to the following:
  • time above 215 °C is approximately 30 seconds
  • time above 183 °C is approximately 140 seconds.
  • the windowed non-ceramic package is able to withstand the above mass reflow process without the lid separating from the molded package or die detaching from the molded package.
  • Figure 5 shows a cross sectional view of one embodiment of the mold compound including an embedded frame 300.
  • the mold compound substantially surrounds the frame. (It may or may not be surrounded on the bottom surface.)
  • the frame is made of ceramic to match the CTE of the ceramic frame bordering the window of the IC package.
  • the embedded frame is made of material having a lower CTE than that of the mold compound.
  • the frame may comprise a copper/tungsten alloy or alloy-42 (an alloy comprising 42% nickel and 58% iron), which is frequently used in leads.
  • Table 1 shows exemplary values of the CTEs used in the modeling for the mold compound, the die attach, the silicon die, the window sealant, the window, the ceramic frame, and the leads. Table 1 also shows values of Young's modulus (an indication of stiffness of the material) and Poisson's ratio (an indicative ratio of deformation in one direction when stretched in an orthogonal direction) which were used in the modeling.
  • Tg glass transition temperature
  • the materials properties of mold compound, die attach and sealant remains constant from 25 to its Tg, then change to a different set of values from Tg+5°C to 225°C.
  • the Silicon properties reflect those of [110] directions.
  • Table 2 is a summary of the modeled results of the reduction of internal stresses of an IC package using an embedded frame comprising alloy-42.
  • the modeled results show that stresses in an IC package having the embedded frame are reduced significantly for both of the epoxy interfaces between the backside die and the molded package and between the lid and the molded package. This reduction in stress makes it easier to attach larger package sizes via mass reflow since larger package sizes are more susceptible to internal stresses at temperature extremes, such as at mass reflow temperatures.
  • Figures 6 and 7 show modeled warpage patterns at 225 °C for an IC package with an embedded frame and without an embedded frame, respectively Warpage is seen to be significantly reduced using an embedded frame.
  • the embedded frame may take on a va ⁇ ety of shapes. However, to reduce costs, a simple design such as a square loop or a miniature version of the window frame 32 of Figure 2 may be used. Applicant has found the best results by the embedded frame overlapping with the periphery of the die as shown in Figures 5 and 6.
  • the embedded frame 300 may include cross bars 302 joining the sides 304 for additional support, as shown in Figure 8.
  • a ledge holds the embedded frame firmly in the mold compound.
  • a more complicated shape of frame may also be used (for instance a honeycomb pattern), but the additional cost of the frame should be low enough such that the overall package remains less expensive than a full ceramic package.
  • a full glass window without a window frame is attached to the mold compound.
  • An embedded frame reduces the stresses involved during the mass reflow process.
  • an embedded frame made of alloy-42 (CTE ⁇ 4.5 ppm/C), a copper/tungsten alloy (CTE -6.5 ppm/C), or a ceramic frame (CTE -7.4 ppm/C) may be employed.
  • Figures 9A and 9B show one embodiment of a mold that can be used to embed a frame within the mold compound.
  • Figure 9A shows a cross sectional side view of the mold showing the placement of embedded frame 300 within the mold cavity 340.
  • Figure 9B shows a top view of the mold cavity corresponding to the dotted line 350 of Figure 9A that looks down upon the embedded frame 300.
  • stoppers 342 are used to hold the embedded frame 300 in place.
  • Runners and a gate 360 located on one side of the mold cavity provides a source of the mold compound.
  • the location of the runners and gate to the mold cavity 340 is designed such that the flow of mold compound will apply pressure over the top surface of the embedded frame and hold the embedded frame down in the mold cavity 340.
  • a vent 362 on the opposide side of the mold allows air to be expelled as the mold compound is supplied into the mold cavity 340.
  • a lead frame 370 is also embedded when the mold compound is supplied to the mold cavity 340.
  • multiple molded packages are made at the same time. The molded packages are joined together end-to-end in a strip, as is well known. The molded packages are separated from another in another process step.
  • Figure 10 shows an imaging system 400 comprising an image sensor utilizing the IC package with an embedded frame.
  • the image sensor is attached to a circuit board via a mass reflow process.
  • the image sensor 410 is employed as part of a camera, silicon eye, or other image device.
  • the image sensor is electrically coupled to an image processor 420 and a memory 430.
  • the imaging system may also include interconnect circuitry 440 for communicating with other systems, such as a host computer system or other output device.
  • the imaging system may also include a lens system (not shown) to focus the light on the image sensor, as is well-known in the art.
  • the ability to attach the image sensor via the mass reflow process reduces costs and speeds up the manufacturing process. It also may provide a more reliable connection than manual soldering methods.

Landscapes

  • Solid State Image Pick-Up Elements (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
PCT/US1999/028012 1998-12-21 1999-11-23 Windowed non-ceramic package having embedded frame Ceased WO2000038230A1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
AU17448/00A AU1744800A (en) 1998-12-21 1999-11-23 Windowed non-ceramic package having embedded frame
GB0113365A GB2359927B (en) 1998-12-21 1999-11-23 Windowed non-ceramic package having embedded frame
JP2000590209A JP2002533926A (ja) 1998-12-21 1999-11-23 埋込みフレームを有する窓付き非セラミック・パッケージ
KR10-2001-7007833A KR100490692B1 (ko) 1998-12-21 1999-11-23 내장 프레임을 가진 윈도우형 넌-세라믹 패키지
DE19983826T DE19983826T1 (de) 1998-12-21 1999-11-23 Mit einem Fenster versehenes nicht-keramisches Gehäuse mit einem eingebetteten Rahmen

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/219,186 US6072232A (en) 1998-10-13 1998-12-21 Windowed non-ceramic package having embedded frame
US09/219,186 1998-12-21

Publications (1)

Publication Number Publication Date
WO2000038230A1 true WO2000038230A1 (en) 2000-06-29

Family

ID=22818234

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/028012 Ceased WO2000038230A1 (en) 1998-12-21 1999-11-23 Windowed non-ceramic package having embedded frame

Country Status (8)

Country Link
JP (1) JP2002533926A (https=)
KR (1) KR100490692B1 (https=)
CN (1) CN1225786C (https=)
AU (1) AU1744800A (https=)
DE (1) DE19983826T1 (https=)
GB (1) GB2359927B (https=)
TW (1) TWI249234B (https=)
WO (1) WO2000038230A1 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100904668B1 (ko) * 2001-12-05 2009-06-25 파나소닉 주식회사 고체 촬상 장치 및 그 제조방법

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104154995B (zh) * 2014-08-21 2016-09-28 中国科学院光电研究院 一种高光谱探测集成模块及其制造方法
CN111551775A (zh) * 2020-06-16 2020-08-18 新纳传感系统有限公司 一种电流传感器的制造方法

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4285002A (en) * 1978-01-19 1981-08-18 International Computers Limited Integrated circuit package
US4626960A (en) * 1983-11-28 1986-12-02 Fujitsu Limited Semiconductor device having soldered bond between base and cap thereof
US5343076A (en) * 1990-07-21 1994-08-30 Mitsui Petrochemical Industries, Ltd. Semiconductor device with an airtight space formed internally within a hollow package
US5399805A (en) * 1992-10-13 1995-03-21 Olin Corporation Metal electronic package with reduced seal width
US5471011A (en) * 1994-05-26 1995-11-28 Ak Technology, Inc. Homogeneous thermoplastic semi-conductor chip carrier package
US5498900A (en) * 1993-12-22 1996-03-12 Honeywell Inc. Semiconductor package with weldable ceramic lid
US5701033A (en) * 1995-03-20 1997-12-23 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US5814883A (en) * 1995-10-04 1998-09-29 Mitsubishi Denki Kabushiki Kaisha Packaged semiconductor chip

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0724287B2 (ja) * 1987-02-12 1995-03-15 三菱電機株式会社 光透過用窓を有する半導体装置とその製造方法
JP2784126B2 (ja) * 1993-02-23 1998-08-06 京セラ株式会社 半導体素子収納用パッケージの製造方法
US6326678B1 (en) * 1993-09-03 2001-12-04 Asat, Limited Molded plastic package with heat sink and enhanced electrical performance
US5471001A (en) * 1994-12-15 1995-11-28 E. I. Du Pont De Nemours And Company Crystallization of adipic acid
JPH0992748A (ja) * 1995-09-21 1997-04-04 Mitsubishi Materials Corp 半導体素子用パッケージ
JPH09107054A (ja) * 1995-10-13 1997-04-22 Sony Corp 半導体装置
US5821617A (en) * 1996-07-29 1998-10-13 Microsemi Corporation Surface mount package with low coefficient of thermal expansion
JPH10189792A (ja) * 1996-12-27 1998-07-21 Sony Corp 半導体パッケージ
JP2002020358A (ja) * 2000-07-07 2002-01-23 Kansai Tlo Kk アミノ酸誘導体配位子と希土類金属の錯体からなる新規水溶性キラルシフト試薬及び光学分割試薬
JP2002174956A (ja) * 2000-12-06 2002-06-21 Ricoh Co Ltd 画像形成装置
JP2003042150A (ja) * 2001-07-31 2003-02-13 Koyo Seiko Co Ltd 転がり軸受装置

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4285002A (en) * 1978-01-19 1981-08-18 International Computers Limited Integrated circuit package
US4626960A (en) * 1983-11-28 1986-12-02 Fujitsu Limited Semiconductor device having soldered bond between base and cap thereof
US5343076A (en) * 1990-07-21 1994-08-30 Mitsui Petrochemical Industries, Ltd. Semiconductor device with an airtight space formed internally within a hollow package
US5399805A (en) * 1992-10-13 1995-03-21 Olin Corporation Metal electronic package with reduced seal width
US5498900A (en) * 1993-12-22 1996-03-12 Honeywell Inc. Semiconductor package with weldable ceramic lid
US5471011A (en) * 1994-05-26 1995-11-28 Ak Technology, Inc. Homogeneous thermoplastic semi-conductor chip carrier package
US5701033A (en) * 1995-03-20 1997-12-23 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US5814883A (en) * 1995-10-04 1998-09-29 Mitsubishi Denki Kabushiki Kaisha Packaged semiconductor chip

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100904668B1 (ko) * 2001-12-05 2009-06-25 파나소닉 주식회사 고체 촬상 장치 및 그 제조방법

Also Published As

Publication number Publication date
JP2002533926A (ja) 2002-10-08
DE19983826T1 (de) 2002-03-07
CN1331841A (zh) 2002-01-16
KR20020018993A (ko) 2002-03-09
TWI249234B (en) 2006-02-11
AU1744800A (en) 2000-07-12
GB2359927B (en) 2003-11-26
CN1225786C (zh) 2005-11-02
GB0113365D0 (en) 2001-07-25
GB2359927A (en) 2001-09-05
KR100490692B1 (ko) 2005-05-24

Similar Documents

Publication Publication Date Title
US6072232A (en) Windowed non-ceramic package having embedded frame
US6191359B1 (en) Mass reflowable windowed package
EP1445803A2 (en) Solid state imaging device with sealing window smaller than the imager chip
JPH0685222A (ja) 固体撮像装置
TW200834938A (en) Image sensor package with die receiving opening and method of the same
JP3376356B2 (ja) 薄型感光式半導体装置
US6873024B1 (en) Apparatus and method for wafer level packaging of optical imaging semiconductor devices
TWI482271B (zh) 一種具有雙層基板之影像感測器封裝結構及方法
WO2000038230A1 (en) Windowed non-ceramic package having embedded frame
JPH08107167A (ja) 半導体装置
JP2982971B2 (ja) インターナル・ダム・バーを有する集積回路用ポスト・モールド・キャビティ型パッケージ
TWI281240B (en) A method and package for packaging an image sensor
JP2001148447A (ja) 樹脂封止型半導体装置及びその製造方法
TWI254461B (en) Package structure of photosensitive chip
TW200812021A (en) Packaging substrate board and manufacturing method thereof
JPH0370163A (ja) 半導体装置
TWM284071U (en) Package structure of the display area of a camera module
TWI451503B (zh) 形成保護膜於晶片封裝上之裝置及其形成方法
CN1353463A (zh) 薄型感光式半导体装置
JPS6151852A (ja) プリント基板およびその製造方法
CN107994039A (zh) Cmos图像传感器的晶圆级封装方法
JPH0521621A (ja) 半導体装置のパツケージ基板
JPH07326777A (ja) センサーモジュール
KR20050100071A (ko) 영상 감지기의 웨이퍼 레벨 패키징 방법
TW200541425A (en) Mounting structure of bumpless chip

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 99814836.9

Country of ref document: CN

ENP Entry into the national phase

Ref document number: 2000 17448

Country of ref document: AU

Kind code of ref document: A

AK Designated states

Kind code of ref document: A1

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
ENP Entry into the national phase

Ref document number: 200113365

Country of ref document: GB

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 2000 590209

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1020017007833

Country of ref document: KR

RET De translation (de og part 6b)

Ref document number: 19983826

Country of ref document: DE

Date of ref document: 20020307

WWE Wipo information: entry into national phase

Ref document number: 19983826

Country of ref document: DE

WWP Wipo information: published in national office

Ref document number: 1020017007833

Country of ref document: KR

122 Ep: pct application non-entry in european phase
WWG Wipo information: grant in national office

Ref document number: 1020017007833

Country of ref document: KR

REG Reference to national code

Ref country code: DE

Ref legal event code: 8607