WO1997014093A1 - Terminal - Google Patents
Terminal Download PDFInfo
- Publication number
- WO1997014093A1 WO1997014093A1 PCT/JP1996/002910 JP9602910W WO9714093A1 WO 1997014093 A1 WO1997014093 A1 WO 1997014093A1 JP 9602910 W JP9602910 W JP 9602910W WO 9714093 A1 WO9714093 A1 WO 9714093A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- dsp
- data
- integrated
- program
- cpu
- Prior art date
Links
- 230000015654 memory Effects 0.000 claims abstract description 144
- 230000002093 peripheral effect Effects 0.000 claims abstract description 80
- 238000012545 processing Methods 0.000 claims description 103
- 230000006870 function Effects 0.000 claims description 81
- 238000004891 communication Methods 0.000 claims description 60
- 238000012546 transfer Methods 0.000 claims description 32
- 238000000034 method Methods 0.000 claims description 21
- 230000008569 process Effects 0.000 claims description 13
- 238000006243 chemical reaction Methods 0.000 claims description 6
- 239000004065 semiconductor Substances 0.000 claims description 4
- 239000000758 substrate Substances 0.000 claims description 3
- 230000000536 complexating effect Effects 0.000 claims 1
- 125000004122 cyclic group Chemical group 0.000 claims 1
- 238000010295 mobile communication Methods 0.000 abstract description 42
- 235000019800 disodium phosphate Nutrition 0.000 abstract description 8
- 238000004519 manufacturing process Methods 0.000 abstract description 2
- 238000007796 conventional method Methods 0.000 abstract 1
- 239000008186 active pharmaceutical agent Substances 0.000 description 29
- 238000010586 diagram Methods 0.000 description 23
- 230000005540 biological transmission Effects 0.000 description 17
- 101000902411 Pinus strobus Pinosylvin synthase 1 Proteins 0.000 description 10
- 238000012544 monitoring process Methods 0.000 description 10
- 101100151946 Caenorhabditis elegans sars-1 gene Proteins 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 4
- 230000010354 integration Effects 0.000 description 4
- 238000003491 array Methods 0.000 description 2
- 230000001413 cellular effect Effects 0.000 description 2
- 230000006835 compression Effects 0.000 description 2
- 238000007906 compression Methods 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 239000002699 waste material Substances 0.000 description 2
- 101100087530 Caenorhabditis elegans rom-1 gene Proteins 0.000 description 1
- 101710178035 Chorismate synthase 2 Proteins 0.000 description 1
- 101710152694 Cysteine synthase 2 Proteins 0.000 description 1
- 101100305983 Mus musculus Rom1 gene Proteins 0.000 description 1
- 101150022905 RDR1 gene Proteins 0.000 description 1
- 101150067286 STS1 gene Proteins 0.000 description 1
- 101150005017 STS2 gene Proteins 0.000 description 1
- 101100028967 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) PDR5 gene Proteins 0.000 description 1
- 101150006480 Ubash3a gene Proteins 0.000 description 1
- 101150027289 Ubash3b gene Proteins 0.000 description 1
- 102100040337 Ubiquitin-associated and SH3 domain-containing protein A Human genes 0.000 description 1
- 102100040338 Ubiquitin-associated and SH3 domain-containing protein B Human genes 0.000 description 1
- 101100313728 Vitis vinifera VINST1 gene Proteins 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000011712 cell development Effects 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 238000013329 compounding Methods 0.000 description 1
- 239000013256 coordination polymer Substances 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 238000012905 input function Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
Definitions
- the present invention relates to a terminal device for a mobile communication system such as a digital cellular mobile phone, and particularly to data such as a programmable microprocessor (hereinafter referred to as CPU) and a digital signal processor (hereinafter abbreviated as DSP). 'Related to a method for realizing a mobile communication baseband system using a processing device.
- a programmable microprocessor hereinafter referred to as CPU
- DSP digital signal processor
- FIG. 1 shows a user 102, a communication terminal 101, and a base station 100.
- the user 102 uses the communication terminal 101 to access the base station 100 and receive various services. Since communication with another communication terminal is also performed via the base station 100, communication processing between the communication terminal and the base station is essential.
- the communication terminal 101 has a user interface function and a user interface Z system control section 109 having a system control function, a communication protocol processing section 110 having a communication protocol processing function, a voice coding / decoding processing function, It is composed of an encoding / decoding processing unit 111 having a communication channel encoding / decoding processing function, a modulation / demodulation processing function, an analog front end (AFE), and an AFE / RF circuit unit 105 having an RF circuit.
- a microphone (MIC) 103 and a speed (SPK) 104 are connected to the communication terminal 101.
- the base station 100 has a system control unit 112 having a system control function, a communication protocol processing unit 113 having a communication protocol processing function, a communication channel coding / decoding processing function, a code decoding processing unit having a modulation / demodulation function and the like. It consists of 114, an analog front end (AFE), and a circuit unit 106 with an RF circuit.
- AFE analog front end
- the procedure for exchanging audio data is as follows.
- the audio data input from the microphone (MIC) 103 is converted into digital data, and then compressed by the audio encoding process of the codec 111.
- the compressed audio data is modulated by the modulation processing of the code decoding processing unit 111 after the information for error correction is added by the communication channel coding processing of the coding / decoding processing unit 111. The above processing is performed in the digital domain.
- the modulated digital audio is converted to analog data by the analog front end (AFE) of the AFE / RF circuit section 105, and is transmitted from the antenna 107 on the high-frequency radio wave by the RF circuit of the AFEZRF circuit section 105.
- This radio wave is once demodulated after being received by the antenna 108 of the base station 100. Then, it is modulated again at the frequency assigned to the communication partner (in the case of frequency division multiplexing) and retransmitted from the base station to the communication partner at the timing of the time slot assigned to the communication partner (in the case of time division multiplexing). You.
- the communication protocol processing unit 110 in the communication terminal 101 communicates with the communication protocol processing unit 113 in the base station 100.
- a virtual logical connection is formed between the two. This virtual logical connection is realized by the following physical connections.
- the base station 100 issues some instruction to the communication terminal, the following is performed.
- the instruction data according to a predetermined protocol is subjected to a communication channel coding process and a modulation process in a coding / decoding processing unit 114.
- the analog data is converted into analog data by the analog front end (AFE) of the AFEZRF circuit section 106, and is transmitted from the antenna 108 via radio waves by the RF circuit.
- AFE analog front end
- This radio wave is received by the antenna 107 of the communication terminal 101 and then converted to baseband digital data via the RF circuit of the RF circuit section 105 and the analog front end (AFE). Subsequently, the code decoding processing section 111 performs demodulation processing and communication path decoding processing, and is passed to the communication protocol processing section 110.
- Fig. 2 shows an example (not the above-mentioned known example) of a mobile communication terminal configured using a DSP and a CPU, which was examined by the inventor based on the above-mentioned known example.
- This mobile communication terminal is for the GSM (Global System for Mobile Communications), a European digital cellular telephone specification.
- the mobile communication terminal shown in Fig. 2 has a DSP chip 23, a DSP RAM (Random Access Memory) 200, a DSP ROM (Read Only Memory) 201, a CPU chip 227, and a baseband analog front end (AFE) 202.
- GSM Global System for Mobile Communications
- AFE baseband analog front end
- High-frequency modem 210 High-frequency modem 210, power amplifier (PA) 212, antenna 211, duplexer 214, low noise amplifier (LNA) 210, microphone 208, amplifier Amp, speaker 209, drive Dynamic circuit Dri, frequency synthesizer 2 16, system timing circuit 2 19, voltage control system clock 2 21, 1/4 frequency divider 22 2, DA converter 2 3 1 for sounder (Sounder), sounder ( Sounder) 230, Driver circuit, AD converter for battery monitoring 2 32, Battery monitoring circuit 2 33, Battery 234, RAM 239 for CPU, ROM 238 for CPU, LCD (LCD drive) 237, SIM (Subscriber Identiy Module) 236, keyboard 235 I have.
- PA power amplifier
- LNA low noise amplifier
- the baseband analog front end (AFE) 202 has a DA converter 203 for PA (Power Amp), an ADZD A converter 204 for IZQ, a DA converter 205 for AGC (Auto Gain Control), and audio.
- ADZDA converter 206 for AFC (Auto Frequency Control) and DA converter 207 for AFC (Auto Frequency Control) are included.
- the DSP RAM (200) and the DSP ROM (201) are connected to the DSP chip 223 via the DSP external bus 240.
- the audio input from the microphone 208 is amplified by the amplifier Amp, sampled by the audio AD converter 206, and converted into digital data.
- the sampling rate is 8 kHz and the bit precision is 13 bits.
- the digitized data is sent to the DSP chip 223, subjected to compression coding and channel coding, and then passed again to the IZQ DA converter 204 of the analog front end (AFE) 202.
- the data is modulated and converted into analog data and input to the high-frequency modem 210.
- the signal is transmitted from the antenna 2 13 on the RF frequency (up to 800 MHz).
- Duplexer 2 1 4 is used to separate incoming and outgoing radio waves.
- the high-frequency sine wave 217 used in high-frequency modulation and demodulation is synthesized by the frequency synthesizer 216.
- the frequency synthesizer 216 is connected to the CPU chip 227 via a signal line 218.
- the ROM (201) has a program executed by the DSP chip 223, and the RAM (200) is for the work of the DSP chip 223.
- the data received by the antenna 2 13 is input to the high frequency modem 2 10 via the speech noise amplifier (LNA) 2 15.
- the signal is converted to a low-frequency baseband analog signal and passed to the analog front end (AFE) 2021 (AD converter 204 for 3).
- AFE analog front end
- the sampled and converted digital data is converted to a DSP chip.
- the data is sent to 222 and subjected to channel decoding and compression decoding, after which it is converted into analog data by the audio DA converter 206 and output from the speaker 209.
- the SIM 236 is a detachable user ID module, which can be attached to a communication terminal to make the terminal dedicated to that user.
- the ROM (238) contains a program to be executed by the CPU chip 227, and the RAM (239) is for the work of the CPU chip 227.
- the battery 234 is a main battery of the entire terminal, and the CPU chip 227 monitors the remaining amount thereof through the battery monitoring circuit 233 and the battery monitoring AD converter 232.
- CPU chip 227 sounds Sounder 230 through DA converter 231 for Sounder.
- the basic clock 13 MHz of this terminal is supplied from the voltage control system clock 2 21. From the basic clock, the system timing circuit 219 generates necessary system timing signals 241, 220 and distributes them to the terminal.
- the basic clock is also supplied to the DSP chip 223 and the CPU chip 227. It is said that DSP processing in GSM requires 20 to 5 OMI PS (Mega Instructions Per Second).
- the DSP chip operates at 52 MHz, four times the basic clock 13 MHz, using a PLL (Phase Locked Loop) circuit 225 mounted in the DSP chip.
- PLL Phase Locked Loop
- CPU processing in GSM is said to be 1-2 MIPS. Therefore, in Fig. 2, the quarter-frequency circuit 222 generates 3.25 MHz, which is 1/4 of the basic clock 13 MHz, and operates the CPU at this rate.
- the frequency of the terminal's basic clock 13 Hz must be exactly the same as the base station's master clock 13 MHz. This is achieved as follows. First, it receives strict frequency information from the base station. Based on this information, the DSP chip 223 controls the voltage control system clock 221 via an AFC (Auto Frequency Control) DA converter 207 to adjust the frequency. In some cases, the base station may instruct the terminal to output radio waves. At this time, the DSP chip 223 drives the DA converter 203 for PA (Power Amp) to adjust the output of the power amplifier (PA) 212. Further, the DSP chip 223 adjusts the gain in the high frequency modem via the DA converter 205 for AGC (Auto Gain Control) based on the amplitude information of the received signal.
- PA Power Amp
- PA power amplifier
- the DSP chip 223 is connected to a CPU external bus 229 of the CPU chip via a host interface (HIFCHost InterFace) 224 for the DSP.
- the CPU chip 227 can freely read and write the internal resources of the DSP chip 223 from the DSP host interface (HIF) 224 via the CPU external bus interface 228 and the CPU external bus 229.
- the DSP chip 223 wants to contact the CPU chip 227, it uses the INT (INTerrupt) 226 signal.
- an object of the present invention is to provide a method for realizing a low-cost, low-power-consumption, small-size mobile communication terminal system by integrating a DSP, a memory system of a CPU, and peripheral circuits. It is to propose.
- a mobile communication terminal system is realized by a DSPZCPU integrated chip having a DSP / CPU core integrated as one bus master, an integrated external bus interface, and an integrated peripheral circuit interface.
- programs and data are allocated to the internal memory and external memory according to the processing of the mobile communication terminal.
- an address register of the digital signal processor realizing the DSP function is mapped to a subset of registers of a central 'processing' unit realizing the CPU function. Pass arguments to a subset of the registers in the central 'processing unit' above.
- a mobile communication terminal that exchanges data with a base station to perform wireless communication includes a data processing device that executes a program stored in a memory, an area that stores a program for performing audio encoding processing, An area for storing a program for performing a decoding process, an area for storing a program for performing a channel coding process, an area for storing a program for performing a channel combining process, and a base station.
- a memory for storing a program for controlling a protocol for communication with the user, and a memory for storing a program for controlling an interface with a user. Are arranged in the address space of the data processing device.
- the data processing device includes: a digital signal processor that executes a voice coding process, a voice decoding process, a channel coding process, and a channel decoding process; a communication protocol control with a base station; and a user. It is desirable to provide a central processing unit for executing the interface control of the present invention, and to form them on one semiconductor substrate.
- an area for storing a program for performing the audio coding processing In order to speed up the processing of the digital signal processor, an area for storing a program for performing the audio coding processing, an area for storing a program for performing audio decoding processing, and channel coding.
- An area for storing a program for performing the processing and an area for storing a program for performing the communication path compounding processing may be stored in a memory built in the data processing device.
- an area for storing a program for controlling a protocol for communication with a base station and an area for storing a program for controlling an interface with a user are provided. May be stored in a memory external to the data processing device.
- the data processing apparatus further includes an analog-to-digital conversion circuit and a digital key.
- a serial input / output circuit interfacing with the conversion circuit is provided in the address space of the central processing unit.
- Fig. 1 is a basic configuration diagram of a mobile communication system.
- Fig. 2 is a configuration diagram of a GSM mobile communication terminal using a DSP and a CPU.
- Figure 3 shows the configuration of the tightly coupled DSPZCPU integrated chip.
- Figure 4 is a block diagram that simply combines DSP and CPU on a single chip.
- FIG. 5 is a configuration diagram of a GSM mobile communication terminal according to the first embodiment of the present invention.
- FIG. 6 is an internal / external memory connection configuration diagram according to the first embodiment of the present invention.
- FIG. 7 is a block diagram of a DSPZCPU integrated chip with a cache according to a second embodiment of the present invention.
- FIG. 8 is a diagram showing a basic form of memory allocation in a mobile communication terminal application according to a third embodiment of the present invention.
- FIG. 9 is a diagram showing an extended form of memory allocation in a mobile communication terminal application according to a third embodiment of the present invention.
- FIGS. 1OA and 10B are a connection diagram and a time chart with a DS PZCPU integrated chip when a burst ROM according to a fourth embodiment of the present invention is directly connected.
- FIG. 11 is a diagram showing an example of a memory map of a DS PZCPU integrated chip.
- FIGS. 12A, 12B, and 12C are a connection diagram and a time chart with a DSPZCPU integrated chip when the DRAM of the fifth embodiment of the present invention is directly connected.
- FIGS. 13A and 13B are a connection diagram and a time chart of a DSPZCPU integrated chip and an IZQ signal ADZDA converter according to a sixth embodiment of the present invention.
- FIG. 14 is a configuration diagram of a serial input / output circuit according to a sixth embodiment of the present invention.
- FIGS. 15A and 15B are a connection diagram and a time chart between an integrated DSP / CPU chip and an I / Q signal ADZDA converter according to a seventh embodiment of the present invention.
- FIG. 16 is a configuration diagram of a serial input / output circuit according to a seventh embodiment of the present invention.
- FIGS. 17A and 17B are a connection diagram and a time chart of a DSPZCPU integrated chip and a power amplifier control DA converter according to an eighth embodiment of the present invention.
- Fig. 18 shows the conventional GSM mobile communication terminal using DSP and CPU.
- FIG. 19 is a diagram showing power amplifier control timing and output waveforms in the GSM mobile communication system.
- FIGS. 2OA and 20B are diagrams showing an overhead in controlling the power amplifier according to the eighth embodiment of the present invention.
- FIG. 21 is a block diagram of a DSPCPU integrated chip having an integrated ASIC bus interface according to a ninth embodiment of the present invention.
- Figure 22 is a diagram showing the configuration of the CPU in the DSP / CPU integrated chip.
- FIG. 23 is a diagram showing an example of a C program for explaining a tenth embodiment of the present invention.
- FIG. 24 is a diagram showing an assembler program and hardware associated with the tenth embodiment of the present invention.
- FIG. 3 shows an example of this tightly coupled DSP integrated CPU integrated chip.
- the DS PZCPU integrated chip 300 surrounded by a dotted line shown in FIG. 1 is formed on one semiconductor substrate such as single crystal silicon by semiconductor integrated circuit manufacturing technology.
- Figure 3 shows the DS PZCPU integrated chip 300 surrounded by a dotted line, external RAM (Random Access Memory) 3 26, external ROM (Read Only Memory) 3 27, external address bus (EA) 3 25 and external data.
- Bus (ED) 324 is shown.
- DSP / CPU integrated chip 300 is a DSP / CPU tightly coupled integrated core 300, internal memory X304, internal memory Y303, integrated bus interface 418, DMAC (Direct Memory Access) Controler) 317, integrated peripheral bus interface 319, DSP peripheral circuit 322 and CPU peripheral circuit 322.
- These components consist of three types of internal memory address buses (X address bus (XA) 302, Y address bus (YA) 301, I address path (IA) 310), and three types of internal memory data bus ( X data bus (XD) 315, Y data bus ⁇
- the DSP / CPU integration core 305 comprises a CPU core 307 and a DSP engine 306.
- an instruction decoder 308, an ALU (arithmetic logic operator) 309 and a register 310 are main components.
- the DSP engine 360 has no instruction decoder, and the main components are an arithmetic unit such as the accumulator 311 and the register 312.
- the CPU core 307 reads an instruction from the internal memory X304, the internal memory Y303, or one of the external RAM 326 and the external ROM 327, and decodes and executes the instruction with the instruction decoder 308.
- the DSP engine 306 operates according to an instruction from the CPU core 307. That is, when executing the DSP instruction, the CPU core 307 and the DSP engine 306 operate in cooperation and in parallel.
- DSP Digital Signal Processor User's Manual
- FIR filter FeUe Response Filter
- CPU here refers to a standard microprocessor with an architecture that can efficiently compile and execute programs written in high-level languages such as C. For example, the details are disclosed in Hitachi, Ltd., March 2006, 3rd edition, "Hitachi Single Chip RISC Microcomputer SH7032, SH7034 Hardware Manual”.
- the DSP / CPU integrated core 305 in Fig. 3 is a standard that can efficiently compile and execute programs written in high-level languages such as C. It has a dynamic CPU function, has a DSP function that can execute the FIR filter with one cycle tap, and is controlled by a single instruction stream.
- the DSP / CPU tightly coupled integrated core 305 does not have one instruction decoder and control system, and therefore is integrated into one when viewed as a bus master. In other words, the peripheral circuits and memory hanging on the bus are shared and integrated by the DSP and CPU functions. Further, both a program that executes the DSP function and a program that executes the CPU function are arranged in the address space of the CPU core 307. FIG.
- FIG. 3 shows a state in which the DSP peripheral circuit 322 and the CPU peripheral circuit 323 are integrated via the integrated peripheral bus interface 319.
- Examples of the DSP peripheral circuit 322 include a serial input / output circuit.
- Examples of the CPU peripheral circuit 323 include a parallel input / output circuit, a serial input / output circuit, a timer, and an AD conversion circuit. Since the DSP peripheral circuit 322 and the CPU peripheral circuit 323 are integrated, that is, in the common address space, the DSP peripheral circuit 322 and the CPU peripheral circuit 323 can be used for both the DSP function and the CPU function.
- FIG. 3 also shows that the external RAM 326 and the external ROM 327 are shared by the DSP function and the CPU function via the integrated external bus interface.
- FIG. 4 shows an example in which two conventional DSPs and CPUs are used.
- FIG. 4 is created by the inventor based on a known example described in the prior art, and is not a known example itself.
- Fig. 4 consists of a DSP chip 400 enclosed by a dotted line, a CPU chip 4 13 enclosed by a dotted line, a CPU external RAM 430, and a CPU external ROM 431. If the DSP chip and the CPU chip are simply combined into a single chip, the two areas enclosed by the dotted lines become one integrated circuit.
- the CPU chip 413 includes a CPU core 414, an internal memory 418, a CPU peripheral bus interface 421, a CPU external bus interface 422, a DMAC 423, and a CPU peripheral circuit 426.427.
- CPU core is instruction decoder 4 15, ALU 4 1 Instructions are read from the internal memory 418, the CPU external RAM 430, or the CPU external R0M431, and the instruction decoder decodes and executes them.
- the CPU external bus interface 422 is connected to the CPU external RAM 430 and the CPU external ROM 431 via an external address bus (EA) 428 and an external data bus (ED) 429.
- DSP chip 400 has 05 core 403, DSP internal memory X 404, DSP internal memory Y 405, DSP peripheral circuit 406, CPUZ DSP interface 410, Y address bus (YA) 401, X address bus (XA) 402, X data bus (XD) 411 and Y data bus (YD) 12
- the DSP core 403 includes an instruction decoder 407, an arithmetic unit including a multiply-accumulator 408, and a register 409.
- the DSP core 403 reads a DSP dedicated instruction from either the DSP internal memory X 404 or the DSP internal memory Y 405 and decodes and executes the instruction with the instruction decoder 407.
- the DSP dedicated instruction may be read from the DSP and decoded and executed by the instruction decoder 407 in some cases.
- the CPUZDSP interface 410 has an internal address bus
- IA 4 19 is connected to the internal data bus (ID) 420. If the CPU chip 4 13 and the DSP chip 400 are composed of separate chips, the CP UZDS P interface 4 10 The address bus (EA) 428 and the external data bus (ED) 429 are connected.
- FIG. Fig. 5 shows an example of a GSM terminal implemented using a tightly coupled DSP / CPU integrated chip.
- C Fig. 5 has basically the same configuration as Fig. 2 explained in detail above. With the GSM terminal in Figure 2, It replaces the two independent DSP chips 223 and CPU chips 227 used with one tightly coupled DSP / CPU integrated chip.
- Figure 5 shows the DSP ZCPU integrated chip 500, integrated AFE (analog front end) 501, battery 510, battery monitoring circuit 509, sounder 511, high frequency modem 513, PA (power amplifier) 5 14, Antenna 5 15, Duplexer 5 16, LNA (mouth noise amplifier) 5 17, Microphone 5 18, Speaker 5 19, Frequency Synthesizer 53 3, System timing circuit 5 20, Voltage control system It consists of integrated modules 527 to 531 connected to clock 523 and integrated external bus 526.
- AFE analog front end
- the integrated module consists of DSPZCPU shared external RAM 527, DSPZCPU shared external ROM 528, LCD 529, SIM 530 and keyboard 531.
- the DSP / CPU integrated chip 500 is the same as the DSPZCPU integrated chip 300 in FIG.
- Integrated AFE (analog front end) 501 has an AD converter 502 for battery monitoring, a DA converter for Sounder 503, a DA converter for PA 504, an ADZDA converter for IQ 505, an ADZDA converter for audio 5 06, including DA converter 507 for AFC.
- Battery 510 Battery monitoring circuit 509, Sender 511, Driver circuit Driver, High frequency modulation / demodulation circuit 513, PA (power amplifier) 514, Antenna 515, Duplexer 516, LNA (Speaker noise amplifier) 5 17, microphone 5 18, amplifier Amp.
- PA power amplifier
- Antenna 515 Antenna 515
- Duplexer 516 Duplexer 516
- LNA peaker noise amplifier
- FIG. 6 shows the details of the relationship between the DS PZCPU integrated chip, internal memory, and external memory.
- a DSPZCPU integrated chip 600, an external ROM 611, and an external RAM 612 are connected via an external address bus 609 and an external data bus 610.
- the DSP / CPU tightly coupled core 601, internal ROM 602, internal RAM 603, and integrated external bus interface 606 connect the internal data bus 604 and the internal address bus inside the DSP integrated CPU 600.
- the connection is shown via a connection. Since the DSP / CPU tightly-coupled core 6001 is integrated as a single bus, both the DSP function and the CPU function use the internal ROM 602, internal RAM 603, external ROM 611, and external RAM 612.
- the major feature of this configuration is that any of these can be accessed arbitrarily. Thanks to this configuration, in particular, valuable internal memory can be used effectively without waste.
- the DSP / CPU integrated chip 600 is the same as the DS PZCPU integrated chip 300 in FIG. 3 and the DSPZCPU integrated chip 500 in FIG. Therefore, the DS P / CPU tightly-coupled core 601 is the DS PZ CPU tightly-coupled core 305, the internal bus 604 is the data bus ID 313 for the internal memory, and the internal bus 605 is the internal memory The bus 605 and the integrated external bus interface 606 correspond to the integrated external bus interface 318. However, the internal ROM 602 and the internal RAM 603 correspond to the ROM section and the RAM section of the internal memory X304 and the internal memory Y303, respectively.
- External address bus 609 is connected to external address bus (EA) 325 and external data bus.
- 610 corresponds to the external data bus (ED) 324
- the external ROM 611 corresponds to the external ROM 327 and the external ROM 528
- the external RAM 612 corresponds to the external RAM 326 and the external RAM 527.
- the external bus 526 includes both the external address bus 609 and the external data bus 6110.
- the DSP shown in FIG. The dedicated external bus 240, external RAM 200 and external ROM 201 are not required. Further, the signals H IF 224 and INT 226 between the DSP chip 223 and the CPU chip 227 are unnecessary. That is, the number of buses, signal lines, and memory chips can be reduced by integration, so that low cost, low power consumption, and small size can be realized in a mobile communication terminal.
- FIG. 1 the internal RAM of the DS PZCPU integrated chip of the first embodiment is replaced with a cache memory to speed up external memory access.
- the external memory that can be directly connected to the conventional independent DSP chip is limited to SRAM (Static RAM) and ROM.
- SRAM Static RAM
- ROM read-only memory
- a RAM or a ROMZ ROM with a high-speed access mode could not be directly connected.
- the data size that can be accessed is limited to 16 bits, and byte (8 bits) access or long-edge (32 bits) access was not possible. This is because the instruction length and data length of the DSP chip used in mobile communication terminals are fixed at 16 bits. This is because in speech coding, channel coding, and modulation / demodulation processing, which are often used in DSP, both instruction length and data length are sufficient with 16 bits.
- the accessible data size was simplified, and if a sufficiently fast memory was used, the external access could be executed in one cycle.
- the conventional DSP chip and CPU chip supported different external memory interfaces suitable for each application.
- the DSP function and the CPU function are integrated as in the present invention, it is desirable to use a conventional CPU type external memory interface.
- DSP functions that external access is slow and slow.
- the internal RAM of the integrated DSP / CPU chip of the first embodiment is replaced with a cache memory to speed up external memory access.
- Figure 7 shows the details of the relationship between the DS PZCPU integrated chip, cache (internal memory), and external memory when the internal RAM in Figure 6 is replaced with cache memory.
- the DS PZCPU integrated chip 700, the external ROM 713 and the external RAM 714 are connected via the external address bus 711 and the external data bus 712.
- the DS PZCPU tightly coupled core 701, internal ROM 702, cache (internal RAM) 704, DMAC 705, and integrated external bus interface 708 connect the internal data bus 706 and internal address bus 707. It is shown that the connection is established via a connection.
- a cache (internal RAM) 704 and a cache controller 703 are included in the DSP / CPU integrated chip instead of the internal RAM 704 in FIG.
- the DMAC 705 is illustrated.
- the DMAC is not illustrated. This was omitted in FIG. 6 because it was not necessary for the explanation, and the integrated DS PZCPU chip has a DMA C as shown in FIG.
- the connection relationship between cache controller 703 and DMAC 705 applies only to FIG.
- the cache 704 checks whether the address of the address is in the cache 704, and if so, the data in the cache 704 is accessed. If not, the cache 704 informs the cache controller 703, and the cache controller 703 activates the DMAC 705, and a plurality of nearby data including the address from the external memories 711, 714 are stored. A piece (often about 500 B to 1 kB) is read into the cache 704 and supplied to the DSP / CPU tightly coupled core 701.
- references to programs and data have locality. In other words, when an address is referenced, the possibility of referring to an address in the vicinity next is very large. Therefore, if the mechanism using the above-mentioned cache is used, the external memories 713 and 714 can be accessed at the same rate as the internal memory on average.
- a cache is disclosed, for example, in the first edition of the Supper RISC engine SH7604, issued by Hitachi, Ltd. in September 1994.
- the amount of data read from the external memory is 1 line size of the cache memory. B (byte) and so on.
- FIG. 5 a third embodiment of the present invention will be described with reference to FIGS. 5, 6, 8, and 9.
- FIG. 5 the problem of slow external access for the DSP function has been solved by considering memory allocation.
- Fig. 6 shows the details of the relationship between the DSP / CPU integrated chip, internal memory, and external memory in the mobile communication terminal of Fig. 5.
- the DSP / CPU tightly coupled core 601 is integrated as one bus master, so the 03? Function and the ?? Both of the 11 functions can arbitrarily access any of the internal 13 ⁇ 401 ⁇ 602, the internal RAM 603, the external ROM 611, and the external RAM 612.
- the internal memory and external memory for DSP or CPU It is a shared resource.
- FIG. 8 shows a DSPZCPU integrated chip 800, an internal ROM 801, an internal RAM 802, an external ROM 803, and an external RAM 804. These correspond to the DSP / CPU integrated chip 600, internal ROM 602, internal RAM 603, external ROM 611, and external RAM 612 of FIG.
- programs using DSP functions such as voice coding / decoding, channel coding / decoding and modulation / demodulation, and fixed data are stored in the internal ROM 801 for system control, communication protocol, and user interface.
- a program using a CPU function such as a single program and fixed data for the program are arranged in the external ROM 803.
- the DSP function does not need to access the external memory and can overcome the problem.
- FIG. 9 shows a DSPZCPU integrated chip 900, an internal ROM 90, an internal RAM 902, an external ROM 903, and an external RAM 904. These correspond to the DSP / CPU integrated chip 600, internal ROM 602, internal RAM 603, external ROM 611, and external RAM 612 in FIG.
- the memory layout in Fig. 9 is basically the same as the allocation in Fig. 8. The difference is that in Fig. 9, the programs that use DSP functions such as voice coding / decoding, channel coding / decoding, and modulation / demodulation, and fixed data, that do not require high-speed access, are located in the external ROM 903. Where it is.
- a large code table of about 10 kilobytes is searched. At this time, codes are read one by one from the code table and processed, but it may take several hundred cycles per code. Therefore, this large code table of about 10 kilobytes is placed in external memory, and even if several cycles are required for access, it is only a few percent overhead. Also, all programs using DSP functions such as voice coding Z decoding, channel coding decoding and modulation / demodulation are all multiply-accumulate. Some programs use functions similar to CPU, called housekeeping, instead of arithmetic. Such a processing part generally has a small processing amount and a large program size. Such a program part may be arranged in the external ROM 903.
- the fourth embodiment is an example in which a memory supporting a high-speed access mode, which has not been used in the conventional DSP, is directly connected as an external memory of the integrated DS PZCPU chip of the first and second embodiments.
- the present invention is not limited to the burst ROM, but includes a memory (synchronous DRAM, synchronous SRAM, etc.) that supports all high-speed access modes.
- the external address is 20 bits and the external data is 8 bits, but this is also for the purpose of embodying the description, and the present invention applies to the bit width of any external address and the bit width of any external data. Applied.
- FIG. 10A shows details when the integrated DSP / CPU chip in the mobile communication terminal of FIG. 5 is connected to an external burst ROM.
- the 03 / CPU integrated chip 1000 and the external burst ROM 109 are directly connected via the integrated external address bus 10007 and the data bus 10008.
- These correspond to the DSPZCPU integrated chip 600, the external ROM 611, the external address bus 609, and the data bus 610 of FIG. 03? / Ji? 11 DS PZC PU tightly-coupled core 100 inside integrated chip 100 0
- Internal ROM 100 2 internal RAM 100 3 and integrated external bus interface 1 0 6 are internal data bus 1 00 4 And an internal address bus 1005.
- the signals that control the external burst ROM 1009 from the DS PZCPU integrated chip 1000 include a chip select signal (ZCS 2) 10 10 and a read signal (ZRD) 101 1. These signals are input to the chip enable terminal (/ CE) and the output enable terminal (/ OE) of the burst ROM 1009.
- FIG. 10B shows a time chart of signals between the DSPZCPU integrated chip 1000 and the external burst ROM 1009.
- FIG. 11 shows an example of a memory map 1100 of the DS PZCPU integrated chip.
- a burst ROM can be directly connected to the space of the chip select (/ CS2).
- the DSP / CPU tightly coupled core of Fig. 10 A 100 1
- the chip select (ZCS 2) 100 1 0 becomes active and the read signal is read.
- (ZRD) 101 performs the operation shown in the time chart.
- the access to the first data has some overhead, but the remaining three data can be accessed at high speed. This will be described with reference to FIG. 10B.
- the chip select signal (ZCS2) 1001 becomes active and burst ROM 1009 becomes active, it continues using the upper bits A2 to A19 (excluding the lower 2 bits) of the address.
- Yes 4 Data is accessed at once inside the burst ROM.
- the four data accessed using the lower two bits AO and A1 of the address are read out to the outside of the burst ROM in order.
- the read data is read into the DSP / CPU integrated chip 1000 at the rising edge of the read signal (ZRD) 101.
- the fifth embodiment is an example in which a DRAM which has not been used in the conventional DSP is directly connected as an external memory of the DSP / CPU integrated chip of the first and second embodiments.
- FIG. 12A shows an example in which a DRAM (Dynamic RAM) is directly connected as one of the external RAMs to add new added value to a mobile communication terminal.
- Fig. 12A shows the details when the DSP / CPU integrated chip and the external DRAM are connected in the mobile communication terminal of Fig. 5.
- a DS PZCPU integrated chip 1200 and an external DRAM 1209 are directly connected via an integrated external address bus 12207 and a data bus 12208. These correspond to the DS PZCPU integrated chip 600, the external RAM 612, the external address bus 609, and the data bus 610 of FIG.
- DS PZ CPU integrated chip 1 200 DSP / CPU tightly coupled core 1 2 0 1, internal ROM 1 2 0 2, internal RAMI 203 and integrated external bus interface 1 2 0 6 internal data bus 1 204 and internal It is shown that they are connected via the address bus 125. These correspond to the DSP / CPU tightly coupled core 601, internal ROM 602, internal RAM 603, integrated external bus interface 606, internal data bus 604, and internal address bus 605 in FIG.
- the signals that control the external DRAM 1209 from the DSP / CPU integrated chip 1200 include the row address select signal (ZRAS) 1 210, the column address select signal (ZCAS) 1 2 1 1 and the write signal ( / WR) There are 1 2 1 2 These signals are input to the corresponding terminals of the external DRAM1209.
- FIGS. 12B and 12C show time charts of signals between the DSP / CPU integrated chip 1200 and the external DRAM 1209.
- FIG. 11 shows 03? An example 1100 of a memory map of an 11 integrated chip is shown.
- This memory map 1100 stores DRAM directly in the space of the chip select (ZC S3). Can be tied. That is, when the DSPZCPU tightly-coupled core of FIG. 12A accesses the space of this chip select (/ CS3), the row address select signal (/ RAS) and column address select signal CCAS) 1 2 11 1 and the write signal C WR) 1 2 1 2 perform the operations shown in the time charts of Figure 128 and Figure 12C.
- such a large-capacity DRAM directly connected can be directly accessed from the DSP function.
- added value such as an answering machine function can be easily prepared.
- the voice data to be communicated is compressed to 4 kbit / sec to 13 kbitZsec, so as shown in Figure 12A, for example, when one DRAM chip of 4 Mb is used, it takes 5 minutes to Can store 17 minutes of audio.
- FIG. 5 is intended to speed up the data transfer of the integrated peripheral circuit of the first embodiment.
- peripheral circuits were few and few in number and directly connected to the internal data bus, enabling high-speed data transfer.
- conventional independent CPU chips have many peripheral circuits and various types.
- the data transmission rate was low because the data had to be transmitted through a peripheral circuit interface.
- the peripheral circuit for the DSP function is connected to the peripheral circuit for the CPU function via the integrated peripheral circuit interface. As a result, there has been a case where the data transfer of the peripheral circuit for the DSP function becomes slow.
- a plurality of samples are transferred in parallel to achieve high-speed data transfer of the integrated peripheral circuit of the first embodiment.
- FIG. 13 shows details of the connection between the DSPZCPU integrated chip 1300 and the integrated baseband AFE 13 13 in the mobile communication terminal of FIG. These correspond to the integrated DSP / CPU chip 500 and integrated AFE 501 in FIG. Figure 13A specifically shows only the data transfer part related to the exchange with the high-frequency modem.
- serial I / O circuit in integrated chip 1 300 (SI 01) 1 301, serial input / output circuit (SI02) 1302 and integrated peripheral bus 133 are related. These correspond to the DSP peripheral circuit 322, the integrated peripheral address bus (PA) 320, and the integrated peripheral data bus (PD) 321 in FIG.
- the serial human output circuit (S101) 1301 is used for both input and output, but the serial input / output circuit (SI 02) 1302 uses only the input function. That is, 05? / Ji?
- the 11 integrated chip 1300 has one output and two inputs for the integrated baseband AFE 13 13.
- the integrated baseband AFE 1313 serial interface 1319, GM SK (Gaussian Minimum Sift Keying) modulator 1316, DA converter for I signal 1318, DA conversion for Q signal
- the device 13 17, the I-signal AD converter 13 15, and the Q-signal AD converter 13 14 are the elements related to the present embodiment.
- the high-frequency modulator and demodulator and the integrated baseband AFE1313 exchange the I and Q signals, which are analog signals.
- Integrated chip 1300 and integrated baseband A FE 1 3 13 are connected to signal lines TXD 1 (1 304), STS 1 (1 30 5), STCK 1 (1 3 1 1), R XD 1 (1 3 0 6), via SRS 1 (1 3 1 0), SRCK 1 (1 3 1 1), RDX 2 (1 3 09), SRS 2 (1 3 0 8) and SRCK 2 (1 3 1 1) It is connected.
- the timing chart of these signal lines is shown in FIG. 13B.
- the signals on the signal lines 1311 and 1312 in FIG. 13A are supplied from the system timing circuit 520 in FIG.
- Signal line 1312 is used to control serial interface 1319.
- the signal line 1311 is a basic clock for data transfer, and is supplied to both the DSPU integrated chip 1300 and the integrated baseband AFE 1313.
- STCK 1 (1 3 1 1) is a basic clock for data transfer supplied from the system timing circuit 520 of FIG. 5 as described above.
- 16 bits of digital data are transferred one bit at a time in synchronization with this basic clock.
- TXD 1 (1304) is a 1-bit data bus for transmission.
- STS 1 (1 305) is a frame synchronization signal line, and data is transmitted bit by bit on TXD 1 (1 304) for 16 clocks from the next clock that this signal was output as a pulse. It is output to the number. The timing at this time is shown in FIG. 13B.
- the 16-bit data D15 to D0 from the next clock after the pulse of STS1 (1305) is output are the TXD1 (1 bit per clock) in order from the most significant bit D15. 1 3 04) is output above.
- SRCK 1 (1 3 1 1) is a basic clock for data transfer supplied from the system timing circuit 520 of FIG. 5, as described above.
- RXD 1 (1306) is the receiving 1-bit data bus.
- SRS 1 (1 310) is a frame synchronization signal line, and this signal is used as a pulse. Are sequentially input one bit at a time. The timing at this time is also shown in FIG. 13B. 16 bits of data D15 to D0 from the next clock to which the pulse of SRS 1 (1 306) was input are the most significant bits D15. 1 304).
- Receiving the Q signal is performed in exactly the same way as receiving the I signal. The difference is that the reception of the I signal is performed by the serial input / output circuit (SI01) 1301, and the reception of the Q signal by the serial input / output circuit (SI02) 1302.
- FIG. 14 shows a portion related to the present embodiment in the integrated DSP / CPU chip.
- the serial human output circuit (SI 01) 1 301 is connected to the serial input / output circuit (SI 01) 1 424
- the real input / output circuit (SI 02) 1402 corresponds to the serial input / output circuit (SI 02) 14020.
- Figure 14 shows a DSP / CPU tightly coupled core 1400, internal memory X1401, internal memory Y1402, combined peripheral bus interface 1406, DMAC1405, serial I / O circuit (SI 01 1) 424, serial input / output circuit (SI 02) 1 420 and AND circuit 1 429.
- DS PZCPU Tightly coupled core 1400, internal memory X1401, internal memory Y1402, integrated peripheral bus interface 1406 and DMA C1405 have internal address bus (IA) 1403 and internal data bus (ID) (32 bit
- the serial I / O circuit (SI 01) 1424 and the serial I / O circuit (SI 02) 1420 are integrated via the peripheral bus 1 407, 1 408, and 1 409. The surrounding area is connected to Basin 1406.
- the integrated peripheral bus consists of an address bus (PA) 1407 and a 32-bit data bus (PD).
- the PD bus consists of the upper 16 bits PD (3 1-16) 1 408 and the lower 16 bits G PD (15-0) 1409.
- the serial I / O circuit (SI 01) 1 424 is the upper 16 bits of the integrated peripheral data bus.
- the address bus (PA) 1407 is connected to the serial input / output circuit (SI 01) 1442 and the serial input / output circuit (SI 02) 1420.
- Serial input / output circuit (SI 01) 1424 is a 16-bit data transmission data register (TDR 1) 1427, 16-bit data reception data register (RDR 1) 1428, parallel-to-serial converter 1 425, serial / parallel converter 1426 and control circuit 1423.
- TDR 1 16-bit data transmission data register
- RDR 1 16-bit data reception data register
- RXD 1 6-bit data reception data register
- SRS 1 425
- serial / parallel converter 1426 serial / parallel converter
- control circuit 1423 Six signal lines (three each for transmission / reception) to and from the outside of the chip R XD 1 (1 430), SRCK 1 (1432), SRS 1 (1 433), TXD 1 (1 434), STS 1 (1 435) and STCK 1 (1436) are also shown.
- Serial input / output circuit (SI 02) 1420 is a 16-bit data transmission data register (TDR2) 14 15 and 16-bit data reception data register (RDR2) 14 16 It consists of a serial converter 14 17, a serial / parallel converter 14 18 and a control circuit 14 19.
- SRCK2 (1 437), SRS 2 (1 438) and RX D 2 (1 439) are the SRCK 2 (1 307), SRS 2 (1 308) and RXD 2 ( 1 309).
- this serial input / output circuit (S102) 1420 is used only for reception. Therefore, three of these signal lines TXD2 (1431), STS2 (1440) and STCK2 (1441) for transmission are not shown in FIG. 13A.
- the 16-bit wide transmission data is input to the data transmission data register (TDR 1) 1 427 via the upper 16-bit PD (3 1-16) 1 408 of the integrated peripheral data bus. . Then, the data is output to the 1-bit data bus TDX 1 (1434) one bit at a time through the parallel Z-serial converter 1425.
- the output cycle and timing are controlled by the control circuit 1423 using the signal lines STS 1 (1 435) and 5 (: 1 ⁇ 1 (1 436)).
- serial input / output circuit (SI 01) 1424 receives 16-bit data from the serial input / output circuit (SI 01) 1424 and the serial input / output circuit (SI 02) 1420 are transferred in parallel via a 32-bit bus.
- received data is input bit by bit from RDX 1 (1 430).
- the input cycle and timing are controlled by the control circuit 1423 using the signal lines SRS 1 (1 433) and SRCK 1 (1 432).
- the input bit string passes through a serial / parallel converter 1426, is converted into 16-bit width parallel data, and is input to a receiving data register 1428. Received data is stored in the receive data register 1428.
- the control circuit 1 423 activates the interrupt signal (INT) 1 422 to the DMAC when the transfer is ready and the transfer is ready.
- INT interrupt signal
- the received data is input bit by bit from RDX2 (1439).
- the input cycle and timing are controlled by the control circuit 14 19 using the signal lines SRS 2 (1 438) and SRCK 2 (1 437).
- the input bit string passes through a serial / parallel converter 1418 to be converted into 16-bit wide parallel data, which is then input to a reception data register (RDR2) 14416.
- RDR2 reception data register
- the control circuit 14 19 activates the DMAC interrupt signal (INT) 142 1.
- the AND circuit 1429 interrupts the DMAC 1405 by ANDing the interrupt signal (INT) 1422 and the interrupt signal (INT) 1441.
- the DMAC 1405 when the DMAC 1405 is interrupted, data to be transferred is prepared in the two 16-bit reception data registers RDR1 (1428) and RDR2 (1416).
- the DMAC treats the two received 16-bit data as one 32-bit data, and the internal memory X via the 32-bit integrated peripheral data bus 1408, 1409 and the 32-bit internal data bus 14404. It can be transferred to 1401 or internal memory Y1402.
- the transfer rate of the serial input / output circuit can be doubled as compared with the case where 16-bit data is transferred one by one.
- the problem that the data transfer of the circuit becomes slow can be solved.
- FIG. 15A shows the details of the connection between the DSPZ CPU integrated chip 1500 and the integrated baseband AFE 1511 in the mobile communication terminal of FIG. These correspond to the DS PZCPU integrated chip 100 and integrated AFE 501 in FIG. Fig. 15 "
- A also shows only the data transfer part related to the exchange with the high-frequency modem.
- the serial input / output circuit S101 1502 and the integrated peripheral bus 1501 are related. These correspond to the peripheral circuit 422 for DSP, the address bus (PA) 320 for integration, and the data bus (PD) 321 for integration in FIG.
- the serial input / output circuit SI011502 is used for both input and output.
- the DSPZCPU integrated chip 1500 has one output and one input for the integrated baseband AFE 1511.
- Integrated baseband AFE 1 5 1 1 has serial interface 150 5, GM SK (Gaussian Minimum Sift Keying) modulator 1 5 1 4, DA converter for I signal 1 5 1 6, DA converter for Q signal 1 5 15, the AD converter for I signal 15 13 and the AD converter for Q signal 15 12 are the elements related to the present embodiment.
- GM SK Global System for Interference Keying
- DA converter for I signal 1 5 1 6 DA converter for Q signal 1 5 15
- the AD converter for I signal 15 13 and the AD converter for Q signal 15 12 are the elements related to the present embodiment.
- Integrated with high-frequency modems—Spanned AFE 1 5 1 1 1 exchanges analog signals I and Q.
- Integrated chip 15 00 and integrated baseband AFE 1 5 1 1 are signal lines TXD 1 (1 5 0 3), STS 1 (1 5 0 4), STCK 1 (1 50 9), R XD 1 (1 508), SRS 1 (1507), SRCK 1 (1509) and IQFL AG (1506).
- the timing chart for these signal lines is shown in Figure 15B.
- the signals on the signal lines 1509 and 1510 in FIG. 15A are supplied from the system timing circuit 520 in FIG.
- Signal line 1510 is used to control serial interface 1505.
- the signal line 1509 is a basic clock for data transfer, and is supplied to both the DS PZCPU integrated chip 1500 and the integrated baseband AFE 1511.
- SRCK11509 is a basic clock for data transfer supplied from the system timing circuit 520 of FIG. 5 as described above. Also in this case, 16-bit digital data is transferred one bit at a time in synchronization with this basic clock. Of course, data of any bit width can be transferred using the same scheme.
- RXD 1 (1508) is a 1-bit data path for reception.
- SRS 1 is a frame synchronization signal line, and this signal is used as a pulse for the data on RXD 1 (1508) for 16 clocks from the next clock input to the DSPZCPU integrated chip 1500. Input one bit at a time.
- the timing at this time is also shown in FIG. 15B.
- the timing chart shows that the I signal is input first, followed by the Q signal.
- 16-bit data I15 to I0 from the clock following the input of the first pulse of SRS1 (1507) are sequentially incremented from the most significant bit I15 to 1 for each clock. Bits are input from RXD 1 (1508).
- RXD 1 1508
- I QFLAG (1 506) is used to identify the data being transmitted in RXD 1 (1 508).
- I QFLAG (1506) is high while the I signal is being transferred.
- serial input / output circuit (SI01) 1502 in FIG. 15A shows a portion related to the present embodiment in the DSP / CPU integrated chip.
- the serial input / output circuit (S I 01) 1 502 corresponds to the serial input / output circuit (S I 01) 163 1.
- Figure 16 shows a DSP / CPU tightly coupled core 1600, an internal memory X160, an internal memory Y1602, an integrated peripheral bus interface 1606, a DMA C1605, and a serial input / output circuit S1011631.
- DSP / CPU tightly coupled core 1600, internal memory X1601, internal memory Y1602, integrated peripheral bus interface 1606 and DMAC1605 are internal address bus (IA) 1603 and internal data bus (ID) (32 (Bit width) 1 Connected via 604
- the serial input / output circuit (SI 01) 163 1 is connected to an integrated peripheral bus interface 1606 via an integrated peripheral bus 1607, 1608, 1609.
- the integrated peripheral bus consists of an address bus (PA) 1607 and a 32-bit data node (PD), and the PD bus has upper 16-bit PD (3 1-16) 1 608 and lower 16 It consists of bits PD (15-0) 1609.
- PA address bus
- PD 32-bit data node
- PD bus has upper 16-bit PD (3 1
- Serial human output circuit (SI 01) 163 1 is two 16-bit data transmission data registers TDRU (1629). TDRL (1 630). Two 16-bit data reception data Registers RDRU (1 6 1 4), and RDRL (1 6 1 5), 2 multiplexers (MUL) 1628, 16 16, parallel serial converter 1 627, serial / parallel converter 16 17 and The control circuit consists of 16 19.
- the data transmission data register (TDRU) 1629 and the data reception data register (RDRU) 1614 are connected to the upper 16 bits PD (3 1-16) 1 608 of the integrated peripheral data bus for data transmission.
- the data register (TDRL) 1630 and the data reception data register (RDRL) 1615 are connected to the lower 16-bit PD (15-0) 1609 of the integrated peripheral data bus.
- serial input / output circuit (SI 01) 163 1 First, the case of transmitting data using the serial input / output circuit (SI 01) 163 1 will be described.
- two 16-bit wide transmit data are transferred via the 32-bit integrated peripheral data bus PD (31-0) to two 16-bit wide data transmit data registers TDRU (1629), And TDRL (1630).
- the TDRU (1629) is input via the lower 16-bit PD (15-0) 1609 via the lower 16-bit PD (31-16) 1608 via TDRL (1630). Is forced.
- the multiplexer 1628 selects which of the two transmission data registers is to be transmitted.
- the selected 16-bit-wide data is output through the parallel-to-serial converter 1627 on a 1-bit data bus TDX 1 (1 626) one bit at a time.
- the output cycle and timing are controlled by the signal line STS 1 (1 62
- the control circuit 16 19 controls using 5) and STCK 1 (1624).
- two 16-bit data (I signal data and Q signal data) received by the serial input / output circuit (SI 01) 163 1 are transferred in parallel via a 32-bit bus.
- received data is input bit by bit from (RDX 1) 1 623.
- the input cycle and timing are controlled by the control circuit 7 19 using the signal lines SRS 1 (1 620) and 313 ⁇ 4 (1 ⁇ 1 (166 1)).
- the data is converted to parallel data of 16-bit width through 17 and input to one of the two receive data registers, which is selected by the multiplexer (MUL) 16 16 16.
- the control signal for switching the multiplexer (MUL) 16 16 is generated by the control circuit 7 19 based on the I QFLAG (1622) .
- the I signal data is transferred to the RDRU (16 14) Is input to RDRL (1 6 1 5).
- the control circuit 7 19 sends the DMAC interrupt signal (INT ) Activates 1618 to interrupt the DMAC (1605).
- the DMA C treats the two received 16-bit data as one 32-bit data, and the internal memory X through the 32-bit integrated peripheral data bus 1608, 1609 and the 32-bit internal data bus 1604. (1 60 1) or internal memory Y (1 602).
- the transfer rate of the serial input / output circuit can be doubled as compared with the case where 16-bit data is transferred one by one.
- the problem that the data transfer of the circuit becomes slow can be solved.
- FIG. 5 FIG. 2, FIG. 17A, FIG. 17B, FIG.
- the conventional GSM mobile communication terminal shown in Fig. 2 communication overhead between the DSP and the CPU was present, and the efficiency of the system configuration was a problem.
- this overhead does not exist, and the mobile communication terminal system is used. This shows that the configuration can be performed efficiently.
- the case of power amplifier control of the RF section will be described as a specific example.
- the GSM mobile communication terminal shown in FIGS. 5 and 2 is required to control the output of the power amplifier in the RF section based on instructions from the base station.
- communication overhead between DSP and CPU frequently occurs in the conventional configuration.
- FIG. 18 shows how this processing is realized in the present invention and the conventional example.
- user interface processing, system control, and communication protocol processing are realized by a CPU chip
- audio coding / decoding processing communication path coding / decoding and modulation / demodulation are performed.
- Processing was realized by DSP chips.
- DSP chips In order to transmit / receive data to / from the base station, it is necessary to use channel coding / decoding and modulation / demodulation processing realized by the DSP chip. Therefore, the CPU chip had to communicate with the DSP chip every time it was necessary to exchange data related to communication protocol processing with the base station.
- the overhead of this communication is illustrated in the conventional example of FIG.
- the protocol processing program executed on the CPU chip needs to access the power amplifier PA control DA converter 203 shown in FIG.
- the DA converter 203 for PA control was connected to the DSP chip, so that the CPU chip had to communicate with the DSP chip every time it became necessary.
- FIGS. 20A and 20B explain this overhead in more detail.
- the GSM mobile communication terminal shown in Fig. 5 and Fig. 2 first, from the base station, Is output.
- Figure 2 In the conventional example of OA, this received data is sent to the DSP chip.
- Figure 2 OA shows the subsequent processing as a flowchart.
- the DSP chip performs demodulation processing and channel decoding processing on the received data.
- the DSP chip interrupts the CPU chip to pass the transmitted data to protocol processing.
- the interrupted CPU chip stops the program being executed, saves the internal state, and receives the received data from the DSP chip.
- the CPU chip executes the protocol processing program to decode the received data, finds out that it is an instruction to control the output of the power amplifier, and extracts the control data.
- the CPU chip interrupts the DSP chip in order to access the power amplifier PA control DA converter connected to the DSP chip.
- the interrupted DSP chip stops the program being executed, saves the internal state, and receives an instruction to drive the DA converter for PA control and control data from the CPU chip.
- the DSP chip drives the analog front-end AFE DSP peripheral circuit with a built-in DA converter for PA control and controls the output of the power amplifier.
- this overhead portion is not required at all. This is because the DSP function and the CPU function are integrated, so there is no need for communication between the DSP processing and the CPU processing, and the DSP and CPU peripheral circuits are integrated and the CPU functions directly access the DSP peripheral circuits. It depends on what you can do.
- FIG. 17A That is, an example in which the protocol processing program executed by the CPU directly accesses the DA converter for controlling the power amplifier PA will be described in detail.
- FIG. 17A shows an enlarged view of the junction between the DS PZCPU integrated chip 500 of the communication terminal of FIG. 5 and the power converter PA control DA converter 504, and shows only relevant portions.
- DS PZCPU Integrated chip 1 7 1 2 Serial I / O circuit S 10 1 7 1 3, BIT IZO circuit 1 7 1 4 and integrated peripheral bus are involved.
- the serial interface 1701, the power ramping RAM 1703, and the DA converter 1502 for the PA control signal are the elements related to the present embodiment.
- Power Ramping RAM 1703 incorporates output waveforms as sample data.
- Figure 17A shows the case where the number of samples is six, but of course any number is acceptable.
- FIG. 15A An example of a waveform represented by the six built-in data, 1704, is also shown in FIG. 15A.
- the integrated baseband AFE1700 controls the power amplifier with the PA control signal, which is an analog signal.
- the output waveform built into the Power Ramping RAM 1703 is converted to an analog signal as the PA control signal 1705 and output.
- FIG. 19 shows the timing specified by the transfer start signal 1706 in Figure 17A and the required output waveform of the power amplifier.
- the GSM communication system is a time-division system in which one frame (4.6.15 ms) consists of eight time slots (577 us). Transmission is activated for one time slot in one frame (8 time slots). Therefore, the timing indicated by Tx in FIG. 19 is the timing specified by the transfer start signal 1706 in FIG. Incidentally, Rx in Fig. 19 is the reception timing.
- the required output waveform of the power amplifier is shown in the lower part of FIG. As shown in the figure, in the GSM communication system, not only the amplitude of the output waveform but also the rising and falling slopes (Ramping) are strictly specified.
- the Power Ramping RAM 1703 in Figure 17A is used to meet this requirement.
- DS PZCPU integrated chip 1 7 1 2 and integrated baseband A FE 1 7 0 0 are connected via signal lines TXD 1 7 1 0, STS 1 7 0 9, STCK 1 7 08 and ZCTRL 1 7 1 1 .
- the timing chart of these signal lines is shown in FIG. 17B.
- the signals 17080, 17007 and 1706 in FIG. 17A are supplied from the system timing circuit 520 in FIG.
- the signal line 17007 is used to control the serial interface 1701.
- the signal line 17008 is a basic clock for data transfer, and is supplied to both the DSP / CPU integrated chip 1712 and the integrated baseband AFE 1700.
- FIGS. 13A and 13B and FIGS. 15A and 15B The basics for transferring data from the integrated chip 1712 to the integrated baseband AFE 1700 are the same as those described in FIGS. 13A and 13B and FIGS. 15A and 15B. The difference is that this time you need an address to specify which of the six entries in Power Ramping RAM 177 3 to write.
- Fig. 17A a format is used in which the first 10 bits of the transfer data length of 16 bits are data and the last 6 bits are addresses. Of course, these specific bit lengths are temporarily set for the sake of clarity, and may be any number of bits.
- the signal lines used for the transfer are four signal lines: TXD 1710, STS 1709, and STCK 1708.
- STCK 178 is a basic clock for data transfer supplied from the system timing circuit 520 of FIG. 5 as described above.
- 16 bits of digital data are transferred one bit at a time in synchronization with this basic clock.
- data of any bit width can be transferred using the same scheme.
- TXD 1710 is a 1-bit data bus for transmission.
- STS1709 is a frame synchronization signal line, and data is output in 1-bit order on TXD1710 during 16 clocks from the next clock that this signal was output as a pulse. Is done.
- the timing at this time is shown below FIG. 17B.
- the 10-bit data D9 to D0 and the 6-bit address A5 to A0 continue from the clock following the output of the STS1709 pulse and the most significant bit D of the data
- Nine bits are output on TXD1710 one bit at a time, one clock at a time.
- the ZCTRL1771 signal is used to distinguish from the normal transfer mode described in FIGS. 13A and 13B and FIGS. 15A and 15B.
- the / CTRL 1711 signal is active, 10 bits of data are written to the internal resources of the integrated baseband AFE 1700 specified by the 6-bit address.
- To write data to the six entries of the Power Ramping RAM 1703 six 16-bit data with the corresponding six addresses and data should be transferred according to the above procedure.
- the processing that requires the DSP function such as the product-sum operation is not included at all.
- the DSP chip was interrupted only to access the peripheral circuits for DSP. According to the present invention, such unnecessary overhead does not occur because the CPU function can directly access the peripheral circuit for the DSP.
- the ninth embodiment is an example in which a high-speed dedicated circuit is added to the DSP / CPU integrated chip on which the first embodiment is based.
- ASIC circuit examples include an AD converter, a DA converter, and a serial interface circuit in the integrated AFE 501 shown in FIG.
- FIG. 21 shows a part related to the present embodiment in the DSPZCP U integrated chip, an external memory, and an external bus.
- Figure 21 shows the DSP / CPU tightly-coupled core 210, internal memory X210, internal memory Y210, integrated peripheral bus interface 211, DMAC 2101, From the integrated external bus interface 211, integrated ASIC bus interface 211, standard DSP peripheral circuit 210, standard CPU peripheral circuit 210, and AS IC circuit 210 It is configured.
- DS PZC PU tightly coupled core 2100, DMAC 210, internal memory X210, internal memory Y210, integrated peripheral bus interface 211, integrated AS IC bus interface 211
- the integrated external bus interface 211 is connected via an internal address bus 210 and an internal data bus 210.
- the standard DSP peripheral circuit 210 and the standard CPU peripheral circuit 210 are connected to the integrated peripheral bus interface 2116-1 via the address bus PA2110 and the data bus PD2111. .
- the AS IC circuit 2106 is connected to the integrated AS IC bus interface 2117 via the address bus AA2112 and the data bus AD2113. Outside The memory 2107 is connected to the integrated external bus interface 2116 via the address bus EA2114 and the data bus ED2115.
- the integrated AS IC bus interface 216 is connected to the internal bus in parallel with the integrated peripheral bus interface 216.
- the integrated AS IC bus interface 2 117 does not need to support various peripheral circuits and can be realized with a high-speed and simple structure.
- the AS IC circuit 210 may be directly connected to the internal bus.
- This embodiment relates to a compiler creating method for efficiently passing data from a high-level language such as C language executed by a CPU function to an assembler program executed by a CPU function in a DSP / CPU integrated chip.
- FIG. 3 shows the internal structure of a DSPZCPU tightly coupled core based on the present invention.
- the CPU core 307 and the DSP engine 306 operate in parallel. That is, the CPU core 307 functions as an address calculator of the DSP engine 306.
- FIG. 22 is an enlarged view of a portion related to the present embodiment in the CPU core 307 of FIG.
- FIG. 22 shows a CPU core 2203 and three internal address buses IA222, XA221 and YA220.
- 16 registers 22 09 (R0 to R 15), SFT (shifter) 2 210, ALU 2 211, ad d-ALU (auxiliary ALU) 22 1 inside the CPU core 2203 2 and the program counter 2 204 are shown.
- SFT shifter
- ALU 2 211 ad d-ALU (auxiliary ALU) 22 1 inside the CPU core 2203 2 and the program counter 2 204
- R4 and R5 are connected to address bus XA 2201, and R6 and R7 are connected to address bus YA2200. How this CPU core works as an address calculator of the DSP engine will be described with reference to FIG. To explain the DSP function, here is an example of a simple multiply-accumulate operation. In the upper part of FIG. 24, an assembler expression 2400 of the product-sum operation realized by the DSP function is shown. The center of Fig. 24 shows the hardware in the DSPZCPU integrated chip used at this time.
- XMEM internal memory X
- YMEM internal memory Y
- R 4 2 4 1 The CPU core registers
- R 5 2 4 1 4, R 6 2 4 1 1 and R 7 2 4 10 4 DSP engine registers
- X 0 24 1 6.Y 0 2 4 0 9, M 0 2 4 0 7 and A 0 2 4 0 5 DSP engine multiplier 24 08 and the ALU 246 of the DSP engine.
- the four arrows 2401, 2402, 2403, and 2404 point to the hardware involved in the assembler representation of the multiply-accumulate operation.
- the assembler representation 240.sub.0 is divided into four parts that specify parallel operation, and the four arrows 24.sub.1, 24.sub.2, 24.sub.03, and 24.sub.04 correspond to each of them.
- the first part specifies addition, and the contents of AO2405 and the contents of M02407 are added and stored in A024405.
- the second part specifies multiplication, and multiplies the contents of X 0 24 16 by the contents of Y 0 240 9 and stores the result in M 0 2 4 07.
- the third part specifies the reading of data from internal memory X, accesses XMEM (internal memory X) 2 4 13 using the contents of R5 as an address, and sets the read data to X0.
- the fourth part specifies the reading of data from the internal memory Y, and accesses the YMEM (internal memory Y) 2 4 1 2 using the contents of R 6 as an address and stores the read data in Y 0 I do.
- four of the CPU core registers are (R 4 2 4 15, R 5 2 4 1 4, R 6 2 4 1 1 and R 7 2 4 10) (iD SP Used as an engine address pointer, especially R 4 2 4 15 and R 5 2 4 14 as pointers for internal memory X R 6 24 11 and R 7 24 10 as pointers for internal memory Y Used for parallel access.
- the assembler program that receives the arguments uses the register allocation method for the high-level language compiler that allocates the first four arguments of the function to the four CPU core registers used as the address pointer of the DSP engine. DSP functions can be executed efficiently.
- the built-in memory can be used efficiently without waste.
- a mobile communication terminal system can be configured efficiently.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Software Systems (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computing Systems (AREA)
- Mobile Radio Communication Systems (AREA)
- Telephone Function (AREA)
- Transceivers (AREA)
- Multi Processors (AREA)
- Advance Control (AREA)
- Microcomputers (AREA)
Description
Claims
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE69622732T DE69622732D1 (en) | 1995-10-09 | 1996-10-07 | Terminal |
KR10-2004-7010230A KR20040064000A (ko) | 1995-10-09 | 1996-10-07 | 마이크로프로세서 |
US09/051,286 US6353863B1 (en) | 1995-10-09 | 1996-10-07 | Terminal |
JP51490897A JP3621423B2 (ja) | 1995-10-09 | 1996-10-07 | 端末装置 |
KR10-2003-7015454A KR20040011513A (ko) | 1995-10-09 | 1996-10-07 | 단말장치 |
EP96932833A EP0855643B1 (en) | 1995-10-09 | 1996-10-07 | Terminal apparatus |
US10/639,445 US6993597B2 (en) | 1995-10-09 | 2003-08-13 | Terminal apparatus |
US11/289,389 US20060085563A1 (en) | 1995-10-09 | 2005-11-30 | Terminal apparatus |
US12/112,968 US8090398B2 (en) | 1995-10-09 | 2008-04-30 | Terminal apparatus |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7/261177 | 1995-10-09 | ||
JP26117795 | 1995-10-09 |
Related Child Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/051,286 A-371-Of-International US6353863B1 (en) | 1995-10-09 | 1996-10-07 | Terminal |
US09051286 A-371-Of-International | 1996-10-07 | ||
US10/028,425 Continuation US6643713B2 (en) | 1995-10-09 | 2001-12-28 | Apparatus has a microprocessor including DSP and a CPU integrated with each other as a single bus master |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1997014093A1 true WO1997014093A1 (fr) | 1997-04-17 |
Family
ID=17358205
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP1996/002910 WO1997014093A1 (fr) | 1995-10-09 | 1996-10-07 | Terminal |
Country Status (9)
Country | Link |
---|---|
US (5) | US6353863B1 (ja) |
EP (1) | EP0855643B1 (ja) |
JP (2) | JP3621423B2 (ja) |
KR (3) | KR20040011513A (ja) |
CN (2) | CN1317636C (ja) |
DE (1) | DE69622732D1 (ja) |
MY (1) | MY118030A (ja) |
TW (1) | TW439380B (ja) |
WO (1) | WO1997014093A1 (ja) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6871254B2 (en) | 2001-12-12 | 2005-03-22 | Matsushita Electric Industrial Co., Ltd. | Processor and storage apparatus |
JP2005108213A (ja) * | 2003-09-20 | 2005-04-21 | Samsung Electronics Co Ltd | 共通プラットホームを有する通信装置と通信方法 |
JP2005251158A (ja) * | 2003-09-20 | 2005-09-15 | Samsung Electronics Co Ltd | 共有されたローカルメモリを備える通信装置とその通信方法 |
US6993597B2 (en) | 1995-10-09 | 2006-01-31 | Renesas Technology Corp. | Terminal apparatus |
WO2007023975A1 (ja) * | 2005-08-22 | 2007-03-01 | Ssd Company Limited | マルチプロセッサ、ダイレクトメモリアクセスコントローラ、及びシリアルデータ送受信装置 |
JP2007058276A (ja) * | 2005-08-22 | 2007-03-08 | Shinsedai Kk | マルチプロセッサ |
JP2008530689A (ja) * | 2005-02-09 | 2008-08-07 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド | 効率的なデジタル信号処理に適用するデータプロセッサとその方法 |
JP5549670B2 (ja) * | 2009-06-23 | 2014-07-16 | セイコーエプソン株式会社 | 集積回路装置及び電子機器 |
US9450679B2 (en) | 2013-06-06 | 2016-09-20 | Fujitsu Optical Components Limited | Optical transmitter, optical receiver and optical transceiver |
Families Citing this family (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6624761B2 (en) | 1998-12-11 | 2003-09-23 | Realtime Data, Llc | Content independent data compression method and system |
US6411926B1 (en) * | 1999-02-08 | 2002-06-25 | Qualcomm Incorporated | Distributed voice recognition system |
US6601104B1 (en) | 1999-03-11 | 2003-07-29 | Realtime Data Llc | System and methods for accelerated data storage and retrieval |
US6604158B1 (en) * | 1999-03-11 | 2003-08-05 | Realtime Data, Llc | System and methods for accelerated data storage and retrieval |
US6701141B2 (en) * | 1999-05-18 | 2004-03-02 | Lockheed Martin Corporation | Mixed signal true time delay digital beamformer |
US6369738B1 (en) * | 1999-08-17 | 2002-04-09 | Eric Swanson | Time domain/frequency domain data converter with data ready feature |
DE19939763A1 (de) * | 1999-08-21 | 2001-02-22 | Philips Corp Intellectual Pty | Multiprozessorsystem |
US7120143B1 (en) * | 1999-09-15 | 2006-10-10 | 8X8, Inc. | Voice-over Internet protocol processor |
EP1085773A1 (en) * | 1999-09-20 | 2001-03-21 | Nortel Matra Cellular | Mobile telecommunications network with distributed base stations |
US6732203B2 (en) * | 2000-01-31 | 2004-05-04 | Intel Corporation | Selectively multiplexing memory coupling global bus data bits to narrower functional unit coupling local bus |
US20010047473A1 (en) | 2000-02-03 | 2001-11-29 | Realtime Data, Llc | Systems and methods for computer initialization |
US20030191876A1 (en) * | 2000-02-03 | 2003-10-09 | Fallon James J. | Data storewidth accelerator |
US6785830B1 (en) * | 2000-07-21 | 2004-08-31 | Sierra Wireless, Inc. | PC radio card capable of operating at a nonstandard power output level by limiting the current being drawn from a power amplifier |
EP1182564A3 (en) * | 2000-08-21 | 2004-07-28 | Texas Instruments France | Local memory with indicator bits to support concurrent DMA and CPU access |
US7162426B1 (en) * | 2000-10-02 | 2007-01-09 | Xybernaut Corporation | Computer motherboard architecture with integrated DSP for continuous and command and control speech processing |
US9143546B2 (en) | 2000-10-03 | 2015-09-22 | Realtime Data Llc | System and method for data feed acceleration and encryption |
US7417568B2 (en) * | 2000-10-03 | 2008-08-26 | Realtime Data Llc | System and method for data feed acceleration and encryption |
US8692695B2 (en) | 2000-10-03 | 2014-04-08 | Realtime Data, Llc | Methods for encoding and decoding data |
DE10056198A1 (de) * | 2000-11-13 | 2002-02-14 | Infineon Technologies Ag | Kommunikationssystem zum Austausch von Daten unter Verwendung eines zusätzlichen Prozessors |
US7386046B2 (en) | 2001-02-13 | 2008-06-10 | Realtime Data Llc | Bandwidth sensitive data compression and decompression |
EP1366574B1 (de) * | 2001-03-08 | 2005-05-11 | Infineon Technologies AG | Anordnung zur zeitsteuerung für mobile kommunikationssysteme |
US20020184566A1 (en) | 2001-06-01 | 2002-12-05 | Michael Catherwood | Register pointer trap |
US20030061464A1 (en) * | 2001-06-01 | 2003-03-27 | Catherwood Michael I. | Digital signal controller instruction set and architecture |
CN1326066C (zh) * | 2001-09-04 | 2007-07-11 | 三星电子株式会社 | 过程间通信方法及其设备 |
US7308521B1 (en) * | 2001-11-16 | 2007-12-11 | Marvell International Ltd. | Multi-port communications integrated circuit and method for facilitating communication between a central processing chipset and multiple communication ports |
JP2003188259A (ja) * | 2001-12-20 | 2003-07-04 | Oki Electric Ind Co Ltd | ハードマクロ及びハードマクロを用いた半導体集積回路 |
JP2003316395A (ja) * | 2002-04-26 | 2003-11-07 | Toshiba Corp | 情報再生装置とその信号処理モジュール及び信号処理プログラム |
TW581951B (en) * | 2002-06-07 | 2004-04-01 | Mediatek Inc | Method and architecture of digital signal processor using CPU to assist in querying parameter tables |
JP2004087867A (ja) * | 2002-08-28 | 2004-03-18 | Renesas Technology Corp | 半導体集積回路装置 |
KR20040019784A (ko) * | 2002-08-29 | 2004-03-06 | 에스케이 텔레콤주식회사 | 외부 메모리를 갖는 이동 통신 단말기 |
AU2004200809B2 (en) * | 2003-03-07 | 2006-05-11 | Samsung Electronics Co., Ltd. | Method and system for providing data services to mobile communication terminals and mobile communication terminal therefor |
KR100688495B1 (ko) | 2004-04-12 | 2007-03-02 | 삼성전자주식회사 | 공유된 로컬 메모리를 구비하는 통신장치와 통신방법 |
US7096304B2 (en) * | 2003-12-31 | 2006-08-22 | Micron Technology, Inc. | Apparatus and method for managing voltage buses |
US20060181540A1 (en) * | 2005-02-12 | 2006-08-17 | Patrick Loo | Image editor with plug-in capability for editing images in a mobile communication device |
JP2007088522A (ja) * | 2005-09-16 | 2007-04-05 | Ricoh Co Ltd | 画像処理装置 |
US20070143579A1 (en) * | 2005-12-19 | 2007-06-21 | King Billion Electronics Co. Ltd. | Integrated data processor |
KR100735814B1 (ko) * | 2006-03-13 | 2007-07-06 | 노키아 코포레이션 | 휴대용 통신 장치 및 휴대용 통신 장치의 사용자인터페이스를 제어하는 방법 |
US20070213941A1 (en) * | 2006-03-13 | 2007-09-13 | Levy Schmuel | Techniques to reduce power consumption in mobile devices |
KR101085485B1 (ko) | 2006-05-03 | 2011-11-21 | 엘지전자 주식회사 | 복수개의 메모리를 갖는 이동통신단말기 및 그 제어방법 |
KR100855701B1 (ko) | 2007-01-26 | 2008-09-04 | 엠텍비젼 주식회사 | 복수의 프로세서 코어가 통합된 칩 및 데이터 처리 방법 |
US9201790B2 (en) * | 2007-10-09 | 2015-12-01 | Seagate Technology Llc | System and method of matching data rates |
DE602007012565D1 (de) * | 2007-12-14 | 2011-03-31 | Sony Corp | Strahlensteueralgorithmus für NLOS-Drahtlossysteme mit vordefinierten Parametern |
GB2498359B (en) * | 2012-01-11 | 2014-05-14 | Broadcom Corp | Application engine module, modem module, wireless device and method |
KR101904203B1 (ko) | 2012-06-20 | 2018-10-05 | 삼성전자주식회사 | 시프트 알고리즘을 이용하여 대용량 소스 이미지의 특징점 정보를 추출하는 장치 및 방법 |
US9547871B2 (en) * | 2013-03-15 | 2017-01-17 | Activision Publishing, Inc. | System and method for purchasing physical toys and corresponding virtual toys |
US9430414B2 (en) | 2013-03-16 | 2016-08-30 | Intel Corporation | Bus independent platform for sensor hub peripherals to provide coalescing of multiple reports |
US9542347B2 (en) | 2013-03-16 | 2017-01-10 | Intel Corporation | Host interface crossbar for sensor hub |
CN104519359B (zh) * | 2013-09-29 | 2017-09-22 | 杭州海康威视数字技术股份有限公司 | 进行视频码流处理的设备及方法 |
US9870339B2 (en) * | 2015-06-26 | 2018-01-16 | Intel Corporation | Hardware processors and methods for tightly-coupled heterogeneous computing |
CN105912499B (zh) * | 2016-04-14 | 2018-07-06 | 深圳市特纳电子有限公司 | 一种arm服务器的配置方法及arm服务器 |
CN108684081A (zh) * | 2018-05-15 | 2018-10-19 | 湖南智领通信科技有限公司 | 双模通信多功能手机背夹 |
CN111556405B (zh) * | 2020-04-09 | 2021-10-19 | 北京金茂绿建科技有限公司 | 功放芯片及电子设备 |
CN112737559B (zh) * | 2020-12-18 | 2022-01-25 | 中国电子科技集团公司第五十八研究所 | 一种抗单粒子翻转的dsp加固电路 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60204029A (ja) * | 1984-03-28 | 1985-10-15 | Oki Electric Ind Co Ltd | 信号処理装置 |
JPH02297594A (ja) * | 1988-09-30 | 1990-12-10 | Hitachi Ltd | データ処理装置、データ処理システム及びアウトラインフォントデータ発生方法 |
JPH0380689U (ja) * | 1989-08-30 | 1991-08-19 | ||
JPH04167168A (ja) * | 1990-10-31 | 1992-06-15 | Nec Corp | 信号処理プロセッサ |
JPH04219045A (ja) * | 1990-11-28 | 1992-08-10 | Ricoh Co Ltd | 大規模集積回路装置及び大規模集積回路装置用エミュレータ装置 |
JPH05128280A (ja) * | 1991-11-01 | 1993-05-25 | Fujitsu Ltd | ワンチツプデジタル信号処理装置 |
Family Cites Families (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH077385B2 (ja) * | 1983-12-23 | 1995-01-30 | 株式会社日立製作所 | データ処理装置 |
JPS61150061A (ja) | 1984-12-25 | 1986-07-08 | Panafacom Ltd | プロセツサ結合方式 |
US4791590A (en) * | 1985-11-19 | 1988-12-13 | Cornell Research Foundation, Inc. | High performance signal processor |
US5293586A (en) * | 1988-09-30 | 1994-03-08 | Hitachi, Ltd. | Data processing system for development of outline fonts |
JPH0380689A (ja) | 1989-08-23 | 1991-04-05 | Fujitsu General Ltd | 衛星放送受信チュ―ナ内蔵vtr |
US5283900A (en) * | 1989-10-02 | 1994-02-01 | Spectron Microsystems, Inc. | Real-time operating system and virtual digital signal processor for the control of a digital signal processor |
EP0843254A3 (en) * | 1990-01-18 | 1999-08-18 | National Semiconductor Corporation | Integrated digital signal processor/general purpose CPU with shared internal memory |
US6230255B1 (en) * | 1990-07-06 | 2001-05-08 | Advanced Micro Devices, Inc. | Communications processor for voice band telecommunications |
US5768613A (en) * | 1990-07-06 | 1998-06-16 | Advanced Micro Devices, Inc. | Computing apparatus configured for partitioned processing |
JP2882495B2 (ja) * | 1991-02-08 | 1999-04-12 | 三菱電機株式会社 | 通信機 |
US5203003A (en) * | 1991-03-28 | 1993-04-13 | Echelon Corporation | Computer architecture for conserving power by using shared resources and method for suspending processor execution in pipeline |
JP3080689B2 (ja) | 1991-05-27 | 2000-08-28 | キヤノン株式会社 | 像ぶれ補正に適用される制御装置 |
US5218564A (en) | 1991-06-07 | 1993-06-08 | National Semiconductor Corporation | Layout efficient 32-bit shifter/register with 16-bit interface |
JPH0581219A (ja) | 1991-09-24 | 1993-04-02 | Nippondenso Co Ltd | マイクロプロセツサ動作制御装置 |
DE69228980T2 (de) * | 1991-12-06 | 1999-12-02 | National Semiconductor Corp., Santa Clara | Integriertes Datenverarbeitungssystem mit CPU-Kern und unabhängigem parallelen, digitalen Signalprozessormodul |
US5315700A (en) * | 1992-02-18 | 1994-05-24 | Neopath, Inc. | Method and apparatus for rapidly processing data sequences |
JP2850707B2 (ja) | 1993-06-15 | 1999-01-27 | ヤマハ株式会社 | 楽音制御装置 |
JPH0784963A (ja) | 1993-09-17 | 1995-03-31 | Hitachi Ltd | Cpuを有する半導体集積回路 |
US5615700A (en) * | 1994-03-08 | 1997-04-01 | Conley Corporation | Double containment fitting |
US5681220A (en) * | 1994-03-18 | 1997-10-28 | International Business Machines Corporation | Keyboard touchpad combination in a bivalve enclosure |
US5450344A (en) * | 1994-04-22 | 1995-09-12 | Trimble Navigation Limited | GPS receivers with data ports for the uploading and downloading of absolute position information |
JPH08106375A (ja) * | 1994-10-03 | 1996-04-23 | Ricoh Co Ltd | 信号処理演算器 |
TW432326B (en) | 1995-05-02 | 2001-05-01 | Hitachi Ltd | Microcomputer |
US5867726A (en) * | 1995-05-02 | 1999-02-02 | Hitachi, Ltd. | Microcomputer |
JP3655403B2 (ja) * | 1995-10-09 | 2005-06-02 | 株式会社ルネサステクノロジ | データ処理装置 |
TW439380B (en) | 1995-10-09 | 2001-06-07 | Hitachi Ltd | Terminal apparatus |
US6088783A (en) * | 1996-02-16 | 2000-07-11 | Morton; Steven G | DPS having a plurality of like processors controlled in parallel by an instruction word, and a control processor also controlled by the instruction word |
US6047358A (en) * | 1997-10-31 | 2000-04-04 | Philips Electronics North America Corporation | Computer system, cache memory and process for cache entry replacement with selective locking of elements in different ways and groups |
JP4219045B2 (ja) | 1999-05-12 | 2009-02-04 | 株式会社タクマ | 車両転落検出システム |
US20010047473A1 (en) * | 2000-02-03 | 2001-11-29 | Realtime Data, Llc | Systems and methods for computer initialization |
US6574724B1 (en) * | 2000-02-18 | 2003-06-03 | Texas Instruments Incorporated | Microprocessor with non-aligned scaled and unscaled addressing |
US6711602B1 (en) * | 2000-02-18 | 2004-03-23 | Texas Instruments Incorporated | Data processor with flexible multiply unit |
KR100511298B1 (ko) | 2002-12-09 | 2005-08-31 | 엘지전자 주식회사 | 멀티미디어 메시징 서비스 방법 |
KR100463204B1 (ko) * | 2003-02-12 | 2004-12-23 | 삼성전자주식회사 | 선택적인 데이터 캐시 구조를 갖는 데이터 프로세싱 장치및 이를 포함하는 컴퓨터 시스템 |
-
1996
- 1996-10-03 TW TW085112078A patent/TW439380B/zh not_active IP Right Cessation
- 1996-10-07 CN CNB2004100334761A patent/CN1317636C/zh not_active Expired - Fee Related
- 1996-10-07 KR KR10-2003-7015454A patent/KR20040011513A/ko active IP Right Grant
- 1996-10-07 WO PCT/JP1996/002910 patent/WO1997014093A1/ja active IP Right Grant
- 1996-10-07 CN CNB961975326A patent/CN1151431C/zh not_active Expired - Fee Related
- 1996-10-07 DE DE69622732T patent/DE69622732D1/de not_active Expired - Lifetime
- 1996-10-07 EP EP96932833A patent/EP0855643B1/en not_active Expired - Lifetime
- 1996-10-07 KR KR10-2004-7010230A patent/KR20040064000A/ko active IP Right Grant
- 1996-10-07 JP JP51490897A patent/JP3621423B2/ja not_active Expired - Fee Related
- 1996-10-07 US US09/051,286 patent/US6353863B1/en not_active Expired - Lifetime
- 1996-10-07 KR KR1019980702468A patent/KR100420458B1/ko not_active IP Right Cessation
- 1996-10-08 MY MYPI96004168A patent/MY118030A/en unknown
-
2001
- 2001-12-28 US US10/028,425 patent/US6643713B2/en not_active Expired - Lifetime
-
2003
- 2003-08-13 US US10/639,445 patent/US6993597B2/en not_active Expired - Fee Related
-
2005
- 2005-11-30 US US11/289,389 patent/US20060085563A1/en not_active Abandoned
-
2007
- 2007-12-19 JP JP2007326951A patent/JP2008165780A/ja active Pending
-
2008
- 2008-04-30 US US12/112,968 patent/US8090398B2/en not_active Expired - Fee Related
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60204029A (ja) * | 1984-03-28 | 1985-10-15 | Oki Electric Ind Co Ltd | 信号処理装置 |
JPH02297594A (ja) * | 1988-09-30 | 1990-12-10 | Hitachi Ltd | データ処理装置、データ処理システム及びアウトラインフォントデータ発生方法 |
JPH0380689U (ja) * | 1989-08-30 | 1991-08-19 | ||
JPH04167168A (ja) * | 1990-10-31 | 1992-06-15 | Nec Corp | 信号処理プロセッサ |
JPH04219045A (ja) * | 1990-11-28 | 1992-08-10 | Ricoh Co Ltd | 大規模集積回路装置及び大規模集積回路装置用エミュレータ装置 |
JPH05128280A (ja) * | 1991-11-01 | 1993-05-25 | Fujitsu Ltd | ワンチツプデジタル信号処理装置 |
Non-Patent Citations (4)
Title |
---|
1985 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS, W. PATRICK HAYS et al., "A Programmable Digital Signal Processor with 32b Floating Point Arithmetic", pages 92-93 and 318. * |
INTERFACE, Vol. 123, August 1987 (CQ Publication Corp.), "Study on Diversifying Memory IC Application", pages 204-208. * |
NIKKEI ELECTRONICS, Vol. 463, 26 December 1988, (Nikkei BP Corp.), OSAMU KOBAYASHI, "DSP which Spreads its Application Scope on the Full-Scale Debut of 32-bit Floating Points", pages 133-146. * |
See also references of EP0855643A4 * |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6993597B2 (en) | 1995-10-09 | 2006-01-31 | Renesas Technology Corp. | Terminal apparatus |
US8090398B2 (en) | 1995-10-09 | 2012-01-03 | Renesas Electronics Corporation | Terminal apparatus |
US6871254B2 (en) | 2001-12-12 | 2005-03-22 | Matsushita Electric Industrial Co., Ltd. | Processor and storage apparatus |
JP2005108213A (ja) * | 2003-09-20 | 2005-04-21 | Samsung Electronics Co Ltd | 共通プラットホームを有する通信装置と通信方法 |
JP2005251158A (ja) * | 2003-09-20 | 2005-09-15 | Samsung Electronics Co Ltd | 共有されたローカルメモリを備える通信装置とその通信方法 |
US7917673B2 (en) | 2003-09-20 | 2011-03-29 | Samsung Electronics Co., Ltd. | Communication device and method having a shared local memory |
JP2008530689A (ja) * | 2005-02-09 | 2008-08-07 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド | 効率的なデジタル信号処理に適用するデータプロセッサとその方法 |
WO2007023975A1 (ja) * | 2005-08-22 | 2007-03-01 | Ssd Company Limited | マルチプロセッサ、ダイレクトメモリアクセスコントローラ、及びシリアルデータ送受信装置 |
JP2007058276A (ja) * | 2005-08-22 | 2007-03-08 | Shinsedai Kk | マルチプロセッサ |
JP5549670B2 (ja) * | 2009-06-23 | 2014-07-16 | セイコーエプソン株式会社 | 集積回路装置及び電子機器 |
US9450679B2 (en) | 2013-06-06 | 2016-09-20 | Fujitsu Optical Components Limited | Optical transmitter, optical receiver and optical transceiver |
Also Published As
Publication number | Publication date |
---|---|
CN1151431C (zh) | 2004-05-26 |
EP0855643A4 (en) | 2000-01-05 |
KR20040064000A (ko) | 2004-07-15 |
MY118030A (en) | 2004-08-30 |
KR20040011513A (ko) | 2004-02-05 |
JP3621423B2 (ja) | 2005-02-16 |
TW439380B (en) | 2001-06-07 |
DE69622732D1 (en) | 2002-09-05 |
KR100420458B1 (ko) | 2004-06-12 |
US6993597B2 (en) | 2006-01-31 |
US6353863B1 (en) | 2002-03-05 |
EP0855643B1 (en) | 2002-07-31 |
US20080207158A1 (en) | 2008-08-28 |
US6643713B2 (en) | 2003-11-04 |
CN1547112A (zh) | 2004-11-17 |
US8090398B2 (en) | 2012-01-03 |
EP0855643A1 (en) | 1998-07-29 |
US20040049606A1 (en) | 2004-03-11 |
KR19990063993A (ko) | 1999-07-26 |
JP2008165780A (ja) | 2008-07-17 |
CN1317636C (zh) | 2007-05-23 |
CN1199473A (zh) | 1998-11-18 |
US20020056014A1 (en) | 2002-05-09 |
US20060085563A1 (en) | 2006-04-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3621423B2 (ja) | 端末装置 | |
US7996581B2 (en) | DMA engine | |
EP0928550B1 (en) | Configurable digital wireless and wired communications system architecture | |
US6654428B1 (en) | Systems and methods for wireless communications | |
US7013398B2 (en) | Data processor architecture employing segregated data, program and control buses | |
JPH088611B2 (ja) | 情報遠隔通信サービスを提供するシステム及び通信システム | |
EP3365795A1 (en) | Radio frequency front end devices with high data rate mode | |
US20090019250A1 (en) | Wirelessly configurable memory device addressing | |
WO2017070371A2 (en) | Radio frequency front end devices with masked write | |
TWI427987B (zh) | 通信設備及方法與行動電話 | |
JPH10340128A (ja) | データ処理装置及び移動体通信端末装置 | |
WO2009045929A1 (en) | System and method of mapping shader variables into physical registers | |
WO1999037099A9 (en) | Systems and methods for wireless communications | |
US5943623A (en) | Integrated control and signal processing in a cellular telephone | |
JP2005151535A (ja) | 端末装置 | |
JP2001189675A (ja) | 無線装置 | |
OUT | Product data sheet | |
CN1994002A (zh) | 一种多通道高级数据链路控制器 | |
JPH11252001A (ja) | ディジタル通信端末機 | |
JP2000022623A (ja) | 移動体通信端末用lsi | |
WO2000070781A1 (en) | Mobile terminal unit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 96197532.6 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CN JP KR SG US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1996932833 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1019980702468 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1996932833 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09051286 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 1019980702468 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1996932833 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 1019980702468 Country of ref document: KR |