US20190348524A1 - Silicon carbide semiconductor device, power converter, and method of manufacturing silicon carbide semiconductor device - Google Patents

Silicon carbide semiconductor device, power converter, and method of manufacturing silicon carbide semiconductor device Download PDF

Info

Publication number
US20190348524A1
US20190348524A1 US16/371,948 US201916371948A US2019348524A1 US 20190348524 A1 US20190348524 A1 US 20190348524A1 US 201916371948 A US201916371948 A US 201916371948A US 2019348524 A1 US2019348524 A1 US 2019348524A1
Authority
US
United States
Prior art keywords
region
silicon carbide
conductivity type
electric field
gate trench
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US16/371,948
Other languages
English (en)
Inventor
Yuji Ebiike
Yasuhiro Kagawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Assigned to MITSUBISHI ELECTRIC CORPORATION reassignment MITSUBISHI ELECTRIC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: EBIIKE, YUJI, KAGAWA, YASUHIRO
Publication of US20190348524A1 publication Critical patent/US20190348524A1/en
Priority to US17/660,947 priority Critical patent/US11984492B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
    • H01L21/2652—Through-implantation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • H01L29/0623—Buried supplementary region, e.g. buried guard ring
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692—Surface layout
    • H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0856—Source regions
    • H01L29/0865—Disposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0856—Source regions
    • H01L29/0869—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/1608—Silicon carbide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356—Disposition, e.g. buried gate electrode
    • H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
    • H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
    • H01L21/0455—Making n or p doped regions or layers, e.g. using diffusion
    • H01L21/046—Making n or p doped regions or layers, e.g. using diffusion using ion implantation
    • H01L21/047—Making n or p doped regions or layers, e.g. using diffusion using ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395—Vertical transistors, e.g. vertical IGBT
    • H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
    • H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT

Definitions

  • the present relates to a silicon carbide semiconductor device, a power converter, and a method of manufacturing a silicon carbide semiconductor device.
  • a semiconductor switching element such as an insulated gate bipolar transistor (IGBT) or a metal oxide semiconductor field effect transistor (MOSFET).
  • IGBT insulated gate bipolar transistor
  • MOSFET metal oxide semiconductor field effect transistor
  • the loss is determined by conduction loss and switching loss in the element.
  • a wide bandgap semiconductor material such as silicon carbide (SiC) or gallium nitride (GaN).
  • SiC silicon carbide
  • GaN gallium nitride
  • a trench gate MOSFET including a trench for a gate structure, namely, including a gate trench is used.
  • a p-type electric field relaxation region is arranged below a trench gate.
  • the breakdown voltage of SiC is higher than that of Si.
  • design resulting in generation of a high electric field is employed by taking advantage of the characteristics of SiC. If a high voltage is applied to a drain while the SiC-MOSFET as a switching element is in an OFF state, electric field concentration on a gate insulating film at the bottom of the trench gate is reduced by the electric field relaxation region. This reduces the occurrence of breakdown of the gate insulating film to be caused by the electric field concentration. In this way, the gate insulating film is allowed to have increased reliability while in an OFF state.
  • the phenomenon of breakdown of the gate insulating film at the trench gate has been observed on the occurrence of a short in the trench gate SiC-MOSFET. This phenomenon is considered to be caused by instantaneous voltage drop accompanying generation of a surge current in the electric field relaxation region on the occurrence of the short. A high resistance value in a range from the electric field relaxation region to a source electrode is known to develop a tendency to cause breakdown more easily. This breakdown phenomenon occurs not only on the occurrence of a short but also on the occurrence of a state where steep voltage variations are caused by high-speed switching (a state where DV/Dt is high).
  • an electrical contact is provided at the bottom of a trench to electrically connect an electric field relaxation region to a source electrode. This makes it possible to reduce a resistance value in a range from the electric field relaxation region to the source electrode.
  • the present invention has been made to solve the foregoing problem. It is an object of the present invention to provide a silicon carbide semiconductor device capable of reducing the occurrence of insulation breakdown in a gate insulating film to be caused by application of a high electric field to a gate trench resulting from steep voltage variations in an electric field relaxation region.
  • a silicon carbide semiconductor device includes a silicon carbide substrate and a semiconductor layer provided on the silicon carbide substrate.
  • the semiconductor layer includes a drift layer, a well region, a source region, a gate trench, an electric field relaxation region, and a surge relaxation region.
  • the drift layer has a first conductivity type and is provided on the silicon carbide substrate.
  • the well region has a second conductivity type different from the first conductivity type and is provided on the drift layer.
  • the source region has the first conductivity type and is provided on the well region.
  • the gate trench has an inner surface with a bottom located at a deeper position than the well region and a lateral part continuous with the bottom.
  • the electric field relaxation region has the second conductivity type and has at least a part located below the bottom of the gate trench.
  • the surge relaxation region has the first conductivity type, contacts at least a part of the bottom of the gate trench, and is separated from the drift layer by the electric field relaxation region.
  • a power converter includes a main converter circuit, a driver circuit, and a control circuit.
  • the main converter circuit includes the silicon carbide semiconductor device described above, and converts input power to converted power and outputs the converted power.
  • the driver circuit outputs a driving signal for driving the silicon carbide semiconductor device to the silicon carbide semiconductor device.
  • the control circuit outputs a control signal for controlling the driver circuit to the driver circuit.
  • a method of manufacturing a silicon carbide semiconductor device includes the following steps.
  • a silicon carbide substrate, and a semiconductor layer provided on the silicon carbide substrate and including a drift layer having a first conductivity type are prepared.
  • a preliminary trench is formed by etching the drift layer.
  • An electric field relaxation region is formed by implanting impurities of a second conductivity type different from the first conductivity type into the bottom of the preliminary trench.
  • a gate trench having a greater depth than the preliminary trench is formed by etching the bottom of the preliminary trench.
  • a surge relaxation region is formed by implanting impurities of the first conductivity type into the bottom of the gate trench. The surge relaxation region contacts at least a part of the bottom of the gate trench and is separated from the drift layer by the electric field relaxation region.
  • a method of manufacturing a silicon carbide semiconductor device is a method of manufacturing a silicon carbide semiconductor device including a silicon carbide substrate and a semiconductor layer provided on the silicon carbide substrate.
  • the semiconductor layer includes a drift layer, a well region, a source region, a gate trench, an electric field relaxation region, a surge relaxation region, a first connection region, and a second connection region.
  • the drift layer has a first conductivity type and is provided on the silicon carbide substrate.
  • the well region has a second conductivity type different from the first conductivity type and is provided on the drift layer.
  • the source region has the first conductivity type and is provided on the well region.
  • the gate trench has an inner surface with a bottom located at a deeper position than the well region and a lateral part continuous with the bottom.
  • the electric field relaxation region has the second conductivity type and has at least a part located below the bottom of the gate trench.
  • the surge relaxation region has the first conductivity type, contacts at least a part of the bottom of the gate trench, and is separated from the drift layer by the electric field relaxation region.
  • the first connection region has the first conductivity type, extends along the inner surface of the gate trench, and connects the surge relaxation region to the source region.
  • the second connection region has the second conductivity type and connects the electric field relaxation region to the well region. The first connection region is separated from the drift layer by the second connection region.
  • the gate trench is formed by etching the semiconductor layer.
  • the first connection region is formed by adding impurities of the first conductivity type by oblique ion implantation into the lateral part of the gate trench.
  • the second connection region is formed by adding impurities of the second conductivity type by rotating ion implantation into the lateral part of the gate trench.
  • the surge relaxation region is provided to contact at least a part of the bottom of the gate trench. This prevents a high electric field resulting from steep voltage variations in the electric field relaxation region from being applied at least to this part of the gate trench. As a result, the occurrence of insulation breakdown is reduced in the gate insulating film.
  • the silicon carbide semiconductor device described above is used in the main converter circuit in the power converter. This reduces the occurrence of insulation breakdown in the gate insulating film provided in the silicon carbide semiconductor device. As a result, the main converter circuit provided in the power converter is given enhanced reliability.
  • etching is performed further after the electric field relaxation region is formed by implanting impurities into the preliminary trench. Then, the surge relaxation region can be formed by impurity implantation. In this case, the silicon carbide semiconductor device of the present invention is obtained through the simple steps.
  • the second connection region can be formed by adding the impurities of the second conductivity type by the rotating ion implantation into the lateral part of the gate trench.
  • the resultant second connection region is formed around the gate trench entirely. This makes it possible to separate the first connection region more reliably from the drift layer by the second connection region.
  • FIG. 1 is a partial sectional view schematically showing the configuration of a silicon carbide semiconductor device according to a first preferred embodiment of the present invention
  • FIGS. 2 to 6 are partial sectional views each schematically showing one step of a method of manufacturing the silicon carbide semiconductor device according to the first preferred embodiment of the present invention
  • FIGS. 7 to 9 are partial sectional views each schematically showing one step of a modification of the method of manufacturing the silicon carbide semiconductor device according to the first preferred embodiment of the present invention.
  • FIG. 10 is a partial sectional view showing a modification of FIG. 1 ;
  • FIG. 11 schematically shows the configuration of a silicon carbide semiconductor device according to a second preferred embodiment of the present invention and is a partial sectional view taken along a line XI-XI in FIG. 12 ;
  • FIG. 12 schematically shows the configuration of the silicon carbide semiconductor device according to the second preferred embodiment of the present invention and is a partial sectional view taken along a line XII-XII in FIG. 11 ;
  • FIG. 13 schematically shows the configuration of a silicon carbide semiconductor device according to a third preferred embodiment of the present invention and is a partial sectional view taken along a line XIII-XIII in each of FIGS. 14 and 15 ;
  • FIG. 14 schematically shows the configuration of the silicon carbide semiconductor device according to the third preferred embodiment of the present invention and is a partial sectional view taken along a line XIV-XIV in FIG. 13 ;
  • FIG. 15 schematically shows the configuration of the silicon carbide semiconductor device according to the third preferred embodiment of the present invention and is a partial sectional view taken along a line XV-XV in FIG. 13 ;
  • FIGS. 16 to 19 are partial sectional views each schematically showing one step of a method of manufacturing the silicon carbide semiconductor device according to the third preferred embodiment of the present invention.
  • FIG. 20 is a partial sectional view schematically showing one step of a modification of the method of manufacturing the silicon carbide semiconductor device according to the third preferred embodiment of the present invention.
  • FIG. 21 is a partial sectional view showing a modification of FIG. 15 ;
  • FIG. 22 is a partial sectional view schematically showing the configuration of a silicon carbide semiconductor device according to a fourth preferred embodiment of the present invention.
  • FIG. 23 is a block diagram schematically showing the configuration of a power conversion system to which a power converter according to a fifth preferred embodiment of the present invention is applied.
  • FIG. 1 is a partial sectional view schematically showing the configuration of an MOSFET 101 (silicon carbide semiconductor device) according to a first preferred embodiment.
  • the MOSFET 101 includes an SiC substrate 11 (silicon carbide substrate), an epitaxial layer 10 (semiconductor layer) provided on one surface (in FIG. 1 , upper surface) of the SiC substrate 11 , a gate insulating film 21 , a gate electrode 22 , an interlayer insulating film 23 , a source electrode 24 , and a drain electrode 25 .
  • the epitaxial layer 10 includes a drift layer 12 , a well region 13 , a source region 14 , a well contact region 15 , an electric field relaxation region 16 , and a surge relaxation region 17 .
  • the epitaxial layer 10 is preferably made of SiC.
  • the SiC substrate 11 has the same conductivity type as the drift layer 12 .
  • the drift layer 12 has an n-type (first conductivity type) and is provided on the SiC substrate 11 .
  • the drift layer 12 is preferably made of SiC.
  • the well region 13 has a p-type (second conductivity type different from the first conductivity type) and is provided on the drift layer 12 .
  • the well region 13 may be arranged at each of a plurality of sections over the drift layer 12 .
  • the source region 14 has the n-type and is provided on the well region 13 .
  • the well contact region 15 has the p-type and is provided on the well region 13 .
  • the well contact region 15 is continuous with the well region 13 .
  • the well contact region 15 is to stabilize switching characteristics by electrically connects the well region 13 to the source electrode 24 .
  • the epitaxial layer 10 is provided with a gate trench 31 having an inner surface.
  • the inner surface of the gate trench 31 has a bottom located at a deeper position than the well region 13 , and a lateral part continuous with the bottom. More specifically, the lateral part of the gate trench 31 penetrates the source region 14 and the well region 13 to reach the drift layer 12 .
  • the gate insulating film 21 is provided on the inner surface of the gate trench 31 .
  • the gate insulating film 21 is an oxide film, for example.
  • the gate electrode 22 is provided in the gate trench 31 while the gate insulating film 21 is provided between the gate electrode 22 and the gate trench 31 .
  • the electric field relaxation region 16 has the p-type.
  • the electric field relaxation region 16 has at least a part located below the bottom of the gate trench 31 .
  • the electric field relaxation region 16 contacts the gate trench 31 , more specifically, contacts the bottom of the gate trench 31 .
  • the surge relaxation region 17 has the n-type.
  • the surge relaxation region 17 contacts at least a part of the bottom of the gate trench 31 .
  • the surge relaxation region 17 is separated from the drift layer 12 by the electric field relaxation region 16 .
  • the surge relaxation region 17 is arranged inside the electric field relaxation region 16 .
  • the interlayer insulating film 23 provides insulation between the gate electrode 22 and the source electrode 24 .
  • the source electrode 24 is connected to the source region 14 and the well contact region 15 . This connection is preferably ohmic connection.
  • the drain electrode 25 is provided on the opposite surface (in FIG. 1 , lower surface) of the SiC substrate 11 .
  • the MOSFET 101 is a vertical semiconductor device.
  • the drain electrode 25 preferably forms ohmic contact with the SiC substrate 11 .
  • a positive voltage When a positive voltage is applied to the gate electrode 22 , a channel as a current path is formed in a part of the well region 13 contacting the gate insulating film 21 .
  • a positive voltage By applying a positive voltage to the drain electrode 25 in this state, a current is caused to flow from the drain electrode 25 into the source electrode 24 while passing through the SiC substrate 11 , the drift layer 12 , the part of the well region 13 as a channel, and the source region 14 .
  • the channel is removed. By doing so, even if a high voltage is applied to the drain electrode 25 , a current does not flow between the drain and the source. In other words, the MOSFET 101 is brought to an OFF state. In the OFF state, the presence of the electric field relaxation region 16 relaxes electric field concentration on the gate insulating film 21 at the bottom of the gate trench 31 .
  • a displacement current is caused to flow from the electric field relaxation region 16 toward the source electrode 24 .
  • an electric field is applied to the gate insulating film 21 at the bottom of the gate trench 31 as a result of voltage drop caused by the displacement current; intensity of the electric field is reduced by the surge relaxation region 17 .
  • the foregoing effect achieved by employing the surge relaxation region 17 is particularly notable for reason that the p-type SiC generally has high electrical resistance.
  • a method of manufacturing the MOSFET 101 will be described next by referring to FIGS. 2 to 6 .
  • the following manufacturing method is an example and is changeable, particularly in terms of the order in which the manufacturing method is implemented, within a range that does not interference. Only active regions in the MOSFET 101 will be described, and description of a terminal structure will be omitted.
  • the terminal structure can be designed using a publicly-known technique appropriately so as to ensure an intended breakdown voltage.
  • the SiC substrate 11 is prepared. Further, the epitaxial layer 10 is prepared on the SiC substrate 11 . At this point in time, the epitaxial layer 10 can be configured using only the drift layer 12 having the n-type. More specifically, the n-type epitaxial layer 10 is formed by the epitaxial growth method implemented on the SiC substrate 11 . Typically, an n-type and low-resistance substrate is used as the SiC substrate 11 . However, the SiC substrate 11 is not limited to such a substrate.
  • An impurity concentration in the epitaxial layer 10 and the thickness of the epitaxial layer 10 are selectable in a manner that depends on a breakdown voltage required for the MOSFET 101 . For example, the impurity concentration is from 1 ⁇ 10 13 to 1 ⁇ 10 18 cm ⁇ 3 and the thickness is from 4 to 200 ⁇ m.
  • the p-type well region 13 , the n-type source region 14 , and the p-type well contact region 15 are formed using publicly-known lithography technique and ion implantation technique, etc. Each of these region is formed by ion implantation performed by using a mask that can be a resist or an oxide film processed by photolithography, for example. Ions to be used are aluminum (Al) ions for formation of the p-type region, and nitrogen (N) ions for formation of the n-type region, for example.
  • Al ions are implanted so as to achieve an impurity concentration from about 1 ⁇ 10 5 to about 1 ⁇ 10 18 cm ⁇ 1 and an implantation depth from about 0.3 to about 2.0 ⁇ m, for example.
  • the source region 14 is formed so as to have a bottom surface not exceeding the bottom surface of the well region 13 .
  • the source region 14 has an impurity concentration exceeding the impurity concentration in the well region 13 .
  • the impurity concentration in the source region 14 is from about 1 ⁇ 10 17 to about 1 ⁇ 10 21 cm ⁇ 3 , for example.
  • Al ions are implanted so as to achieve an impurity concentration from about 1 ⁇ 10 17 to about 1 ⁇ 10 21 cm ⁇ 3 and an implantation depth from about 0.3 to about 1.0 ⁇ m, for example.
  • the well contact region 15 is formed so as to have a bottom surface reaching the well region 13 .
  • the well contact region 15 is desirably formed at a substrate temperature of 150° C. or more.
  • the gate trench 31 is formed using lithography technique and etching technique.
  • the p-type electric field relaxation region 16 and the n-type surge relaxation region 17 are formed at the bottom of the gate trench 31 using ion implantation technique, for example.
  • the gate trench 31 is formed so as to pass through the source region 14 and the well region 13 to reach the drift layer 12 and so as to ensure an intended breakdown voltage.
  • the gate trench 31 is formed to a depth from about 0.5 to about 3.0 ⁇ m by reactive ion etching (RIE).
  • RIE reactive ion etching
  • the electric field relaxation region 16 is formed so as to have an impurity concentration from about 1 ⁇ 10 15 to about 1 ⁇ 10 21 cm ⁇ 3 , for example.
  • the surge relaxation region 17 is formed so as to have an impurity concentration from about 1 ⁇ 10 15 to about 1 ⁇ 10 21 cm ⁇ 3 , for example.
  • An ion implantation mask used in the ion implantation for forming the electric field relaxation region 16 and the surge relaxation region 17 may be the same as an etching mask used for forming the gate trench 31 , or may be an implantation mask prepared separately.
  • annealing is performed in an atmosphere of inactive gas such as Ar gas using a thermal processing device (not shown in the drawings).
  • the annealing is performed in a period from 30 seconds to one hour at a temperature from 1300 to 1900° C., for example.
  • the implanted n-type impurities (donor impurities) such as N
  • the implanted p-type impurities (acceptor impurities) such as Al are activated.
  • the gate insulating film 21 and the gate electrode 22 are formed on the epitaxial layer 10 .
  • the gate insulating film 21 is formed by thermal oxidation process, deposition process, or a combination of the thermal oxidation process and the deposition process. After formation of the gate insulating film 21 , thermal processing may be performed in an atmosphere of nitrogen, ammonia, NO, or N 2 O.
  • the gate electrode 22 is formed by depositing a polysilicon film through chemical vapor deposition (CVD) process, and etching the resultant polysilicon film using a resist patterned by photolithography as a mask, for example.
  • Polysilicon may contain impurities such as phosphorous (P) or boron (B). Adding the impurities achieves a low sheet resistance.
  • the interlayer insulating film 23 is formed.
  • the interlayer insulating film 23 is formed by preparing an insulating film by process such as CVD, and etching the resultant insulating film partially, for example. This etching is performed so as to form a contact in the interlayer insulating film 23 where each of the source region 14 and the well contact region 15 is exposed at least partially.
  • a step performed next is for forming ohmic contact in this contact area.
  • a metal film such as Ni or Ti is deposited first on the substrate entire surface. Then, thermal processing is performed in a temperature from 600 to 1000° C., thereby forming a silicide layer (not shown in the drawings). A part of this metal film remaining on the interlayer insulating film 23 is removed by wet etching.
  • the source electrode 24 is formed by depositing a conductive film and patterning the resultant conductive film.
  • Metal used for deposition of the conductive film is Al, Cu, Ti, Ni, Mo, W, or Ta, for example. Alternatively, nitrides or alloys of these metals may be used.
  • the conductive film may include a single layer or stacked layers. Simultaneously with formation of the source electrode 24 , a gate pad may be formed to be separated from the source electrode 24 and connected to the gate electrode 22 .
  • the drain electrode 25 is formed.
  • a metal film such as Ti, Ni, Ag, or Au is formed as the drain electrode 25 by sputtering process or deposition process, for example.
  • the foregoing silicide layer is preferably formed in advance on the opposite surface (in FIG. 1 , lower surface) of the SiC substrate 11 . As a result of the foregoing steps, formation of the MOSFET 101 is completed.
  • the drift layer 12 is etched to form a preliminary trench 30 .
  • the preliminary trench 30 is shallower than the gate trench 31 ( FIG. 1 ).
  • Impurities (Al, for example) of the p-type (second conductivity type different from the first conductivity type) are implanted by ion implantation into the bottom of the preliminary trench 30 .
  • the electric field relaxation region 16 is formed.
  • a part of the electric field relaxation region 16 at a relatively deep position has a larger width (dimension in the lateral direction in FIG. 7 ) than a part of the electric field relaxation region 16 at a relatively shallow position.
  • the bottom of the preliminary trench 30 is etched. By doing so, the gate trench 31 having a greater depth than the preliminary trench 30 is formed. The bottom of the gate trench 31 is at a deeper position than the bottom of the preliminary trench 30 ( FIG. 7 ). Thus, the electric field relaxation region 16 becomes thicker in the vicinity of the edge of the bottom of the gate trench 31 .
  • n-type impurities are implanted by ion implantation into the bottom of the gate trench 31 .
  • the surge relaxation region 17 is formed to contact at least a part of the bottom of the gate trench 31 and to be separated from the drift layer 12 by the electric field relaxation region 16 .
  • the implanted ions reach a depth less than the depth of the ions implanted for forming the electric field relaxation region 16 .
  • FIG. 10 is a partial sectional view showing an MOSFET 102 as a modification of the MOSFET 101 ( FIG. 1 ).
  • the drift layer 12 includes a low-concentration region 12 a and a current expansion region 12 b .
  • the current expansion region 12 b has a higher impurity concentration than the low-concentration region 12 a and is arranged under the p-type well region 13 .
  • the current expansion region 12 b may be formed during the ion implantation into the epitaxial layer 10 .
  • the current expansion region 12 b functions to suppress expansion of a deletion layer to occur in response to application of a voltage to the drain electrode 25 in an ON state. This allows reduction in an ON voltage in the MOSFET 102 .
  • the current expansion region 12 b shown in FIG. 10 has a greater depth than the electric field relaxation region 16 and the surge relaxation region 17 .
  • the implantation depth (thickness) of the current expansion region 12 b and the impurity concentration in the current expansion region 12 b may be design appropriately so as to achieve an intended breakdown voltage and intended reliability.
  • the MOSFET 101 of the first preferred embodiment includes the surge relaxation region 17 contacting at least a part of the bottom of the gate trench 31 . This prevents a high electric field resulting from steep voltage variations in the electric field relaxation region 16 from being applied at least to the foregoing part of the gate trench 31 . As a result, the occurrence of insulation breakdown is reduced in the gate insulating film 21 .
  • the electric field relaxation region 16 has the second conductivity type which is the p-type.
  • a hole current is caused to flow from the electric field relaxation region 16 toward the source electrode 24 on the occurrence of a surge.
  • the resistance of the p-type region is considerably higher than the resistance of the n-type region, so that a large potential difference is caused by the hole current in the electric field relaxation region 16 as a p-type region.
  • a part of the gate insulating film 21 contacting the electric field relaxation region 16 may be subjected to application of a high electric field.
  • a part of the gate insulating film 21 contacting the n-type surge relaxation region 17 is free from the application of this high electric field. As a result, the occurrence of insulation breakdown is reduced in the gate insulating film 21 .
  • etching is performed further after the electric field relaxation region 16 is formed by implanting impurities into the preliminary trench 30 . Then, the surge relaxation region 17 is formed by impurity implantation.
  • the MOSFET 101 of the first preferred embodiment is obtained through the simple steps.
  • FIG. 11 schematically shows the configuration of an MOSFET 103 (silicon carbide semiconductor device) according to a second preferred embodiment and is a partial sectional view taken along a line XI-XI in FIG. 12 .
  • FIG. 12 is a partial sectional view taken along a line XII-XII in FIG. 11 .
  • the illustration of the source electrode 24 is omitted from FIG. 11 .
  • the gate electrode 22 has a lattice pattern in a planar layout. However, this is not the only planar layout of the gate electrode 22 but the gate electrode 22 may also have a stripe pattern, example.
  • the right region and the left region in FIG. 12 have configurations similar to the configuration in FIG. 1 (first preferred embodiment). Meanwhile, in the central part of FIG. 12 , a source trench 32 is provided in the epitaxial layer 10 .
  • the source trench 32 reaches the surge relaxation region 17 .
  • the source electrode 24 passes through the source trench 32 to contact the surge relaxation region 17 . By doing so, the source electrode 24 and the surge relaxation region 17 are electrically connected to each other.
  • the source trench 32 reaches the electric field relaxation region 16 .
  • the source electrode 24 passes through the source trench 32 to contact the electric field relaxation region 16 . By doing so, the source electrode 24 and the electric field relaxation region 16 are electrically connected to each other.
  • the foregoing electrical contact structure is provided at the central part of the source trench 32 , and the external lateral part of the source trench 32 is provided with the similar structure to the gate trench 31 .
  • the source trench 32 can also contribute to formation of a channel.
  • the drift layer 12 of the second preferred embodiment may include the low-concentration region 12 a and a current expansion region 12 b ( FIG. 10 ).
  • the source electrode 24 passes through the source trench 32 to contact the surge relaxation region 17 .
  • a path of a displacement current formed in the surge relaxation region 17 is connected efficiently to the source electrode 24 .
  • This makes it possible to reduce an electric field further applied to the gate insulating film 21 . As a result, the occurrence of breakdown is reduced further in the gate insulating film 21 .
  • the source electrode 24 passes through the source trench 32 to contact the electric field relaxation region 16 .
  • a path of a displacement current formed in the electric field relaxation region 16 is connected efficiently to the source electrode 24 .
  • This makes it possible to further reduce an electric field applied to the gate insulating film 21 .
  • the occurrence of insulation breakdown is reduced further in the gate insulating film 21 .
  • FIG. 13 schematically shows the configuration of an MOSFET 104 (silicon carbide semiconductor device) according to a third preferred embodiment and is a partial sectional view taken along a line XIII-XIII in each of FIGS. 14 and 15 .
  • FIGS. 14 and 15 are partial sectional views taken along a line XIV-XIV and a line XV-XV respectively in FIG. 13 .
  • the planar layout of the gate electrode 22 in other words, the planar layout of the gate trench 31 is a stripe pattern.
  • the MOSFET 104 includes a part where a cross-sectional configuration is similar to the cross-sectional configuration of the MOSFET 101 ( FIG. 1 ). At least this part has the function of forming a channel in the MOSFET 104 .
  • the MOSFET 104 includes a part where a cross-sectional configuration differs from the cross-sectional configuration of the MOSFET 101 ( FIG. 1 ). More specifically, in the MOSFET 104 , the epitaxial layer 10 includes a side-wall source region 52 (first connection region) having the n-type. The side-wall source region 52 extends along the inner surface of the gate trench 31 and connects the surge relaxation region 17 to the source region 14 . By doing so, the surge relaxation region 17 and the source region 14 become connected to each other through only the semiconductor region having the n-type. In the MOSFET 104 , the epitaxial layer 10 further includes a side-wall well region 51 (second connection region) having the p-type.
  • the side-wall well region 51 connects the electric field relaxation region 16 to the well region 13 . By doing so, the electric field relaxation region 16 and the well region 13 become connected to each other through only the semiconductor region having the p-type.
  • the side-wall source region 52 is separated from the drift layer 12 by the side-wall well region 51 .
  • the ratio of an area including the side-wall well region 51 and the side-wall source region 52 in other words, a ratio between the configuration of FIG. 14 and the configuration of FIG. 15 may be designed so as to achieve an intended short tolerance and an intended ON resistance.
  • a path of a displacement current formed in the surge relaxation region 17 is connected efficiently to the source region 14 by the side-wall source region 52 . This makes it possible to reduce an electric field further applied to the gate insulating film 21 . As a result, the occurrence of insulation breakdown is reduced further in the gate insulating film 21 .
  • FIGS. 16 to 19 A method of manufacturing the MOSFET 104 will be described next by referring to FIGS. 16 to 19 . Steps performed before steps described below are similar to the steps shown in FIGS. 2 and 3 (first preferred embodiment), so that these preliminary steps will not be described.
  • the epitaxial layer 10 is etched to form the gate trench 31 .
  • This etching is performed using an etching mask 41 .
  • n-type impurities N ions, for example
  • the oblique ion implantation is a method of implanting ions in an implantation direction tilted from the surface of the substrate 11 .
  • the implantation direction is selected so as to implant the ions into one side surface (left side surface) of the gate trench 31 .
  • the side-wall source region 52 is formed to extend along the left side surface of the gate trench 31 .
  • ions are thereafter implanted while an in-plane component of the implantation direction is reversed from that shown in FIG. 16 .
  • the side-wall source region 52 is formed to extend along the opposite side surface (right side surface) of the gate trench 31 in FIG. 17 .
  • p-type impurities Al ions, for example
  • Al ions Al ions, for example
  • an implantation direction is selected so as to implant the ions into one side surface (left side surface) of the gate trench 31 .
  • the side-wall well region 51 is formed in the vicinity of the left side surface of the gate trench 31 in the presence of the side-wall source region 52 between this side surface and the side-wall well region 51 .
  • ions are thereafter implanted while an in-plane component of the implantation direction is reversed from that shown in FIG. 18 .
  • the side-wall well region 51 is formed in the vicinity of the opposite side surface (right side surface) of the gate trench 31 in FIG. 19 in the presence of the side-wall source region 52 between this side surface and the side-wall well region 51 .
  • the side-wall source region 52 may be formed after formation of the side-wall well region 51 .
  • the foregoing etching mask 41 may be used as an implantation mask for the ion implantation. Subsequent steps are substantially the same as the steps described in the first preferred embodiment by referring to FIG. 5 and its subsequent drawings, so that these subsequent steps will not be described.
  • FIG. 20 is a partial sectional view schematically showing a modification of the steps shown in FIGS. 18 and 19 .
  • the p-type impurities are added by rotating ion implantation into the lateral part of the gate trench 31 to form the side-wall well region 51 .
  • the rotating ion implantation is oblique ion implantation accompanied by the rotation of the SiC substrate 11 .
  • an in-plane component of an implantation direction may be rotated.
  • the side-wall well region 51 can be formed by adding the p-type impurities by the rotating ion implantation into the lateral part of the gate trench 31 .
  • the resultant side-wall well region 51 is formed around the gate trench 31 entirely (in all directions). This makes it possible to separate the side-wall source region 52 more reliably from the drift layer 12 by the side-wall well region 51 .
  • FIG. 21 is a partial sectional view showing an MOSFET 105 as a modification of the MOSFET 104 ( FIG. 15 ).
  • the side-wall well region 51 and the side-wall source region 52 are provided only on one side surface (in FIG. 21 , left side surface) of the gate trench 31 , and are not provided on the opposite side surface (in FIG. 21 , right side surface) of the gate trench 31 .
  • a channel in the MOSFET 105 can be formed on the opposite side surface of the gate trench 31 . This allows reduction in the ON resistance of the MOSFET 105 .
  • a planar layout of an area including the side-wall well region 51 and the side-wall source region 52 may be designed so as to achieve an intended short tolerance and an intended ON resistance.
  • FIG. 22 is a partial sectional view schematically showing the configuration of an MOSFET 106 (silicon carbide semiconductor device) according to a fourth preferred embodiment.
  • the electric field relaxation region 16 includes a contact part 16 a contacting the gate trench 31 and a separated part 16 b separated from the gate trench 31 by the contact part 16 a .
  • the contact part 16 a has a lower impurity concentration than the separated part 16 b .
  • the impurity concentration in the contact part 16 a is from 1 ⁇ 10 15 to 1 ⁇ 10 20 cm ⁇ 3
  • the impurity concentration in the separated part 16 b is from 1 ⁇ 10 16 to 1 ⁇ 10 21 cm ⁇ 3 .
  • An impurity concentration may be changed discontinuously between the contact part 16 a and the separated part 16 b .
  • an impurity concentration may be changed continuously (gradually) between the contact part 16 a and the separated part 16 b.
  • the electric field relaxation region 16 includes the contact part 16 a contacting the gate trench 31 and the separated part 16 b separated from the gate trench 31 by the contact part 16 a .
  • This causes a displacement current in the electric field relaxation region 16 to flow preferentially in the separated part 16 b having the relatively high impurity concentration.
  • This reduces the magnitude of the displacement current flowing in the contact part 16 a contacting the gate trench 31 .
  • the magnitude of an electric field applied to the gate insulating film is reduced.
  • the occurrence of insulation breakdown is reduced in the gate insulating film 21 .
  • any of the silicon carbide semiconductor devices according to the first to fourth preferred embodiments or the modifications thereof (MOSFETs 101 to 106 ) described above is applied to a power converter. While the present invention is not limited to a particular power converter, application of the present invention to a three-phase inverter will be described below as the fifth preferred embodiment.
  • FIG. 23 is a block diagram schematically showing the configuration of a power conversion system to which a power converter 700 according to the fifth preferred embodiment of the present invention is applied.
  • the power converter 700 is a three-phase inverter connected between a power supply 600 and a load 800 .
  • the power converter 700 converts DC power supplied from the power supply 600 to AC power, and supplies the AC power to the load 800 .
  • the power converter 700 includes a main converter circuit 701 , a driver circuit 702 , and a control circuit 703 .
  • the main converter circuit 701 includes at least one of the silicon carbide semiconductor devices according to the first to fourth preferred embodiments or the modifications thereof as a switching element.
  • the main converter circuit 701 converts the input DC power to the AC power, and outputs the resultant AC power.
  • the driver circuit 702 outputs a driving signal for driving each silicon carbide semiconductor device as the switching element to this silicon carbide semiconductor device.
  • the control circuit 703 outputs a control signal for controlling the driver circuit 702 to the driver
  • the power supply 600 is a DC power supply and supplies DC power to the power converter 700 .
  • the power supply 600 can be configured using various types of power supplies.
  • the power supply 600 can be configured using a DC system, a solar cell, or a battery.
  • the power supply 600 can be configured using a rectifier circuit connected to an AC system or an AC/DC converter, for example.
  • the power supply 600 can be configured using a DC/DC converter for converting DC power output from a DC system to predetermined power.
  • the load 800 is a three-phase motor to be driven by AC power supplied from the power converter 700 .
  • the load 800 is not limited to particular purpose but is a motor to be installed on various types of electric devices.
  • the load 800 is used as a motor for hybrid cars, electric cars, railroad vehicles, elevators, or air conditioners.
  • the power converter 700 will be described in detail below.
  • the main converter circuit 701 includes a switching element and a freewheeling diode (not shown in FIG. 23 ). In response to switching of the switching element, the main converter circuit 701 converts DC power supplied from the power supply 600 to AC power, and supplies the resultant AC power to the load 800 . While various specific circuit configurations are applicable to the main converter circuit 701 , the main converter circuit 701 of the fifth preferred embodiment is a two-level three-phase full bridge circuit and can be configured using six switching elements, and six freewheeling diodes connected inverse-parallel to corresponding ones of the switching elements.
  • Every two of the six switching elements are connected in series to form an upper arm and a lower arm, and the upper and lower arms form each phase (each of a U phase, a V phase, and a W phase) of the full bridge circuit.
  • An output terminal of the upper and lower arms, namely, three output terminals of the main converter circuit 701 are connected to the load 800 .
  • the driver circuit 702 generates a driving signal for driving the switching element in the main converter circuit 701 , and supplies the generated driving signal to a control electrode of the switching element in the main converter circuit 701 . More specifically, in response to a control signal from the control circuit 703 described later, the driver circuit 702 outputs a driving signal for bringing the switching element to an ON state and a driving signal for bringing the switching element to an OFF state to the control electrode of each switching element.
  • the driving signal is a voltage signal (on signal) at a voltage level equal to or more than a threshold voltage of the switching element.
  • the driving signal is a voltage signal (off signal) at a voltage level equal to or less than the threshold voltage of the switching element.
  • the control circuit 703 controls the switching element in the main converter circuit 701 so as to supply intended power to the load 800 . More specifically, the control circuit 703 calculates a period (on period) in which each switching element in the main converter circuit 701 is to be in an ON state based on power to be supplied to the lad 800 . For example, the control circuit 703 may control the main converter circuit 701 under pulse width modulation (PWM) control for modulating the on period of the switching element in response to a voltage to be output.
  • PWM pulse width modulation
  • the control circuit 703 outputs a control command (control signal) to the driver circuit 702 so as to output an on signal to a switching element to be brought to an ON state and output an off signal to a switching element to be brought to an OFF state at a corresponding moment.
  • the driver circuit 702 outputs an on signal or an off signal as a driving signal to the control electrode of each switching element.
  • any of the silicon carbide semiconductor devices according to the first to fourth preferred embodiments or the modifications thereof described above is used in the main converter circuit 701 in the power converter 700 .
  • the main converter circuit 701 provided in the power converter 700 is given enhanced reliability.
  • the present invention is applied to the two-level three-phase inverter.
  • the present invention is not limited to this inverter but is applicable to various types of power converters.
  • the power converter described in the fifth preferred embodiment is a two-level power converter, it may also be a multilevel power converter such as a three-level power converter. If power is to be supplied to a single-phase load, the present invention is applicable to a single-phase inverter. If power is to be supplied to a DC load, for example, the present invention is applicable to a DC/DC converter or an AC/DC converter.
  • the power converter to which the present invention is applied is not limited to the foregoing case where a load is a motor.
  • the power converter to which the present invention is applied is usable as a power supply device for any one of a discharge machine, a laser machine, an induction heating cooker, and a non-contact power feed system.
  • the power converter to which the present invention is applied is further usable as a power conditioner in a solar power generation system or an electricity storage system, for example.
  • the silicon carbide semiconductor device described in detail in each of the foregoing preferred embodiments is an MOSFET.
  • the silicon carbide semiconductor device may be a metal insulator semiconductor field effect transistor (MISFET) other than the MOSFET.
  • the silicon carbide semiconductor device may also be a transistor other than the MISFET and may be an insulated gate bipolar transistor (IGBT), for example.
  • IGBT may be obtained by reversing the conductivity type of the silicon carbide substrate, for example.
  • the present invention is feasible by combining all the preferred embodiments freely, or if appropriate, by modifying or omitting each preferred embodiment within the scope of the invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Inverter Devices (AREA)
US16/371,948 2018-05-09 2019-04-01 Silicon carbide semiconductor device, power converter, and method of manufacturing silicon carbide semiconductor device Abandoned US20190348524A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/660,947 US11984492B2 (en) 2018-05-09 2022-04-27 Silicon carbide semiconductor device, power converter, and method of manufacturing silicon carbide semiconductor device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2018-090470 2018-05-09
JP2018090470A JP7068916B2 (ja) 2018-05-09 2018-05-09 炭化珪素半導体装置、電力変換装置、および炭化珪素半導体装置の製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US17/660,947 Division US11984492B2 (en) 2018-05-09 2022-04-27 Silicon carbide semiconductor device, power converter, and method of manufacturing silicon carbide semiconductor device

Publications (1)

Publication Number Publication Date
US20190348524A1 true US20190348524A1 (en) 2019-11-14

Family

ID=68337030

Family Applications (2)

Application Number Title Priority Date Filing Date
US16/371,948 Abandoned US20190348524A1 (en) 2018-05-09 2019-04-01 Silicon carbide semiconductor device, power converter, and method of manufacturing silicon carbide semiconductor device
US17/660,947 Active US11984492B2 (en) 2018-05-09 2022-04-27 Silicon carbide semiconductor device, power converter, and method of manufacturing silicon carbide semiconductor device

Family Applications After (1)

Application Number Title Priority Date Filing Date
US17/660,947 Active US11984492B2 (en) 2018-05-09 2022-04-27 Silicon carbide semiconductor device, power converter, and method of manufacturing silicon carbide semiconductor device

Country Status (4)

Country Link
US (2) US20190348524A1 (ja)
JP (1) JP7068916B2 (ja)
CN (1) CN110473903B (ja)
DE (1) DE102019206090A1 (ja)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111755525A (zh) * 2020-07-24 2020-10-09 华羿微电子股份有限公司 一种Trench MOS功率器件及制备方法
US20210367039A1 (en) * 2020-05-22 2021-11-25 Hyundai Mobis Co., Ltd. Power semiconductor device and method of fabricating the same
US20210384308A1 (en) * 2020-06-04 2021-12-09 Toyoda Gosei Co., Ltd. Semiconductor device and production method therefor
US20220037470A1 (en) * 2020-07-31 2022-02-03 Genesic Semiconductor Inc. Design and manufacture of power devices having increased cross over current
US11271084B2 (en) * 2017-06-06 2022-03-08 Mitsubishi Electric Corporation Semiconductor device and power converter
CN114267739A (zh) * 2022-01-05 2022-04-01 北京昕感科技有限责任公司 一种双沟槽型SiC MOSFET元胞结构、器件及制造方法
WO2022098996A1 (en) * 2020-11-09 2022-05-12 Wolfspeed, Inc. Trenched power device with improved reliability and conduction
US20220262902A1 (en) * 2021-02-12 2022-08-18 Alph and Omega Semiconductor International LP Enhancement on-state power semiconductor device characteristics utilizing new cell geometries
CN115084247A (zh) * 2022-08-22 2022-09-20 泰科天润半导体科技（北京）有限公司 一种双沟槽型碳化硅mosfet的制造方法
CN115241277A (zh) * 2022-09-22 2022-10-25 深圳芯能半导体技术有限公司 一种隔离型沟槽mos器件及其制备方法
US11621321B2 (en) 2021-01-07 2023-04-04 Mitsubishi Electric Corporation Semiconductor device

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7354868B2 (ja) * 2020-02-13 2023-10-03 株式会社デンソー スイッチング素子

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5471075A (en) * 1994-05-26 1995-11-28 North Carolina State University Dual-channel emitter switched thyristor with trench gate
JP2010245256A (ja) 2009-04-06 2010-10-28 Renesas Electronics Corp 半導体装置およびその製造方法
CN102034715A (zh) * 2010-10-12 2011-04-27 上海宏力半导体制造有限公司 功率金属氧化物半导体场效应晶体管的制作方法
WO2012077617A1 (ja) * 2010-12-10 2012-06-14 三菱電機株式会社 半導体装置およびその製造方法
CN102956481B (zh) * 2011-08-18 2015-08-19 科轩微电子股份有限公司 具有源极沟槽的沟槽式功率半导体元件的制造方法
CN103367144A (zh) * 2012-03-26 2013-10-23 马克斯半导体股份有限公司 沟槽式井区电场屏蔽功率mosfet结构及制作方法
JP6061181B2 (ja) * 2012-08-20 2017-01-18 ローム株式会社 半導体装置
JP5547347B1 (ja) 2012-11-21 2014-07-09 トヨタ自動車株式会社 半導体装置
KR101920717B1 (ko) 2013-01-14 2018-11-21 삼성전자주식회사 이중 병렬 채널 구조를 갖는 반도체 소자 및 상기 반도체 소자의 제조 방법
CN105164812B (zh) 2013-01-24 2018-01-09 丰田自动车株式会社 半导体装置以及半导体装置的制造方法
EP3251153B1 (en) 2015-01-27 2018-06-20 ABB Schweiz AG Insulated gate power semiconductor device and method for manufacturing such a device
DE112015006403T5 (de) 2015-03-30 2017-12-21 Mitsubishi Electric Corporation Siliciumcarbid-halbleitereinheit und verfahren zur herstellung derselben
JP6115678B1 (ja) 2016-02-01 2017-04-19 富士電機株式会社 炭化珪素半導体装置および炭化珪素半導体装置の製造方法
JP2019096631A (ja) 2016-04-07 2019-06-20 三菱電機株式会社 半導体装置および電力変換装置
US20170338302A1 (en) 2016-05-23 2017-11-23 Infineon Technologies Ag Power Semiconductor Device with Charge Balance Design
JP6919159B2 (ja) * 2016-07-29 2021-08-18 富士電機株式会社 炭化珪素半導体装置および炭化珪素半導体装置の製造方法
JP6640691B2 (ja) * 2016-09-21 2020-02-05 株式会社東芝 半導体装置及びその製造方法
US20180138300A1 (en) 2016-11-17 2018-05-17 Sanken Electric Co., Ltd. Semiconductor device and method of manufacturing the same

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11271084B2 (en) * 2017-06-06 2022-03-08 Mitsubishi Electric Corporation Semiconductor device and power converter
US20210367039A1 (en) * 2020-05-22 2021-11-25 Hyundai Mobis Co., Ltd. Power semiconductor device and method of fabricating the same
US11830914B2 (en) * 2020-05-22 2023-11-28 Hyundai Mobis Co., Ltd. Power semiconductor device and method of fabricating the same
US11670696B2 (en) * 2020-06-04 2023-06-06 Toyoda Gosei Co., Ltd. Semiconductor device and production method therefor
US20210384308A1 (en) * 2020-06-04 2021-12-09 Toyoda Gosei Co., Ltd. Semiconductor device and production method therefor
CN111755525A (zh) * 2020-07-24 2020-10-09 华羿微电子股份有限公司 一种Trench MOS功率器件及制备方法
US20220037470A1 (en) * 2020-07-31 2022-02-03 Genesic Semiconductor Inc. Design and manufacture of power devices having increased cross over current
WO2022098996A1 (en) * 2020-11-09 2022-05-12 Wolfspeed, Inc. Trenched power device with improved reliability and conduction
US11764295B2 (en) 2020-11-09 2023-09-19 Wolfspeed, Inc. Gate trench power semiconductor devices having improved deep shield connection patterns
US11621321B2 (en) 2021-01-07 2023-04-04 Mitsubishi Electric Corporation Semiconductor device
US11616123B2 (en) * 2021-02-12 2023-03-28 Alpha And Omega Semiconductor International Lp Enhancement on-state power semiconductor device characteristics utilizing new cell geometries
US20220262902A1 (en) * 2021-02-12 2022-08-18 Alph and Omega Semiconductor International LP Enhancement on-state power semiconductor device characteristics utilizing new cell geometries
CN114267739A (zh) * 2022-01-05 2022-04-01 北京昕感科技有限责任公司 一种双沟槽型SiC MOSFET元胞结构、器件及制造方法
CN115084247A (zh) * 2022-08-22 2022-09-20 泰科天润半导体科技（北京）有限公司 一种双沟槽型碳化硅mosfet的制造方法
CN115241277A (zh) * 2022-09-22 2022-10-25 深圳芯能半导体技术有限公司 一种隔离型沟槽mos器件及其制备方法

Also Published As

Publication number Publication date
DE102019206090A1 (de) 2019-11-14
JP2019197792A (ja) 2019-11-14
JP7068916B2 (ja) 2022-05-17
CN110473903A (zh) 2019-11-19
CN110473903B (zh) 2023-07-25
US11984492B2 (en) 2024-05-14
US20220254904A1 (en) 2022-08-11

Similar Documents

Publication Publication Date Title
US11984492B2 (en) Silicon carbide semiconductor device, power converter, and method of manufacturing silicon carbide semiconductor device
CN110352497B (zh) 碳化硅半导体装置以及电力变换装置
CN110337725B (zh) 碳化硅半导体装置以及电力变换装置
US11063122B2 (en) Silicon carbide semiconductor device and power conversion device
CN111466031B (zh) 碳化硅半导体装置以及电力变换装置
JP7170781B2 (ja) 炭化珪素半導体装置および電力変換装置
JP7275407B1 (ja) 炭化珪素半導体装置、電力変換装置および炭化珪素半導体装置の製造方法
JP6873273B2 (ja) 炭化珪素半導体装置および電力変換装置
JP7370476B2 (ja) 炭化珪素半導体装置の製造方法、炭化珪素半導体装置および電力変換装置
JP6976489B2 (ja) 炭化珪素半導体装置および電力変換装置
WO2022264212A1 (ja) 炭化珪素半導体装置および炭化珪素半導体装置を用いた電力変換装置
CN113646895B (zh) 半导体装置以及电力变换装置
JP7332812B2 (ja) 炭化珪素半導体装置および電力変換装置
US20240194780A1 (en) Semiconductor device and power conversion apparatus
CN113646895A (zh) 半导体装置以及电力变换装置

Legal Events

Date Code Title Description
AS Assignment

Owner name: MITSUBISHI ELECTRIC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:EBIIKE, YUJI;KAGAWA, YASUHIRO;REEL/FRAME:048758/0559

Effective date: 20190215

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: ADVISORY ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION