US20170236848A1 - Semicondcutor device and manufacturing method thereof - Google Patents
Semicondcutor device and manufacturing method thereof Download PDFInfo
- Publication number
- US20170236848A1 US20170236848A1 US15/417,471 US201715417471A US2017236848A1 US 20170236848 A1 US20170236848 A1 US 20170236848A1 US 201715417471 A US201715417471 A US 201715417471A US 2017236848 A1 US2017236848 A1 US 2017236848A1
- Authority
- US
- United States
- Prior art keywords
- insulating layer
- oxide semiconductor
- layer
- transistor
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title abstract description 40
- 239000004065 semiconductor Substances 0.000 claims abstract description 342
- 229910052733 gallium Inorganic materials 0.000 claims description 19
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 14
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 11
- 229910052751 metal Inorganic materials 0.000 claims description 10
- 239000002184 metal Substances 0.000 claims description 9
- 239000011701 zinc Substances 0.000 claims description 8
- 229910052738 indium Inorganic materials 0.000 claims description 6
- 150000004767 nitrides Chemical class 0.000 claims description 6
- 229910052725 zinc Inorganic materials 0.000 claims description 5
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical group [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 4
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 4
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 claims 3
- 238000000034 method Methods 0.000 abstract description 63
- 238000005530 etching Methods 0.000 abstract description 43
- 230000009467 reduction Effects 0.000 abstract description 14
- 230000007547 defect Effects 0.000 abstract description 10
- 238000012545 processing Methods 0.000 abstract description 3
- 239000010410 layer Substances 0.000 description 415
- 239000000463 material Substances 0.000 description 78
- 239000000758 substrate Substances 0.000 description 78
- 239000010408 film Substances 0.000 description 74
- 239000001301 oxygen Substances 0.000 description 51
- 229910052760 oxygen Inorganic materials 0.000 description 51
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 50
- 238000010438 heat treatment Methods 0.000 description 43
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 31
- 239000001257 hydrogen Substances 0.000 description 31
- 229910052739 hydrogen Inorganic materials 0.000 description 31
- 239000012535 impurity Substances 0.000 description 30
- 239000007789 gas Substances 0.000 description 27
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 27
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 26
- 239000012298 atmosphere Substances 0.000 description 22
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 20
- 229910007541 Zn O Inorganic materials 0.000 description 20
- 230000015572 biosynthetic process Effects 0.000 description 20
- 238000000151 deposition Methods 0.000 description 20
- 230000008021 deposition Effects 0.000 description 20
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 18
- 238000004544 sputter deposition Methods 0.000 description 18
- 239000011787 zinc oxide Substances 0.000 description 17
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 14
- 239000003990 capacitor Substances 0.000 description 14
- 230000006870 function Effects 0.000 description 14
- 229910001195 gallium oxide Inorganic materials 0.000 description 14
- 229910052710 silicon Inorganic materials 0.000 description 14
- 239000010703 silicon Substances 0.000 description 14
- 230000000694 effects Effects 0.000 description 13
- 229910044991 metal oxide Inorganic materials 0.000 description 13
- 150000004706 metal oxides Chemical class 0.000 description 13
- 238000001312 dry etching Methods 0.000 description 12
- 229910003437 indium oxide Inorganic materials 0.000 description 12
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 description 12
- 239000000203 mixture Substances 0.000 description 11
- 230000003071 parasitic effect Effects 0.000 description 11
- 229910052786 argon Inorganic materials 0.000 description 10
- 238000005498 polishing Methods 0.000 description 10
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 10
- 229910052757 nitrogen Inorganic materials 0.000 description 9
- 229910052782 aluminium Inorganic materials 0.000 description 8
- AJNVQOSZGJRYEI-UHFFFAOYSA-N digallium;oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Ga+3].[Ga+3] AJNVQOSZGJRYEI-UHFFFAOYSA-N 0.000 description 8
- 239000013078 crystal Substances 0.000 description 7
- 238000010586 diagram Methods 0.000 description 7
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 6
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 description 6
- 150000001875 compounds Chemical class 0.000 description 6
- QZQVBEXLDFYHSR-UHFFFAOYSA-N gallium(III) oxide Inorganic materials O=[Ga]O[Ga]=O QZQVBEXLDFYHSR-UHFFFAOYSA-N 0.000 description 6
- 239000001307 helium Substances 0.000 description 6
- 229910052734 helium Inorganic materials 0.000 description 6
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 6
- 239000011347 resin Substances 0.000 description 6
- 229920005989 resin Polymers 0.000 description 6
- 239000010409 thin film Substances 0.000 description 6
- 238000001039 wet etching Methods 0.000 description 6
- 208000005156 Dehydration Diseases 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 5
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 5
- 238000004380 ashing Methods 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 230000018044 dehydration Effects 0.000 description 5
- 238000006297 dehydration reaction Methods 0.000 description 5
- -1 oxygen ion Chemical class 0.000 description 5
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 5
- 229910010271 silicon carbide Inorganic materials 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- 239000000126 substance Substances 0.000 description 5
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 5
- 229910018503 SF6 Inorganic materials 0.000 description 4
- 238000006356 dehydrogenation reaction Methods 0.000 description 4
- KPUWHANPEXNPJT-UHFFFAOYSA-N disiloxane Chemical class [SiH3]O[SiH3] KPUWHANPEXNPJT-UHFFFAOYSA-N 0.000 description 4
- 239000011521 glass Substances 0.000 description 4
- 150000002431 hydrogen Chemical class 0.000 description 4
- QKCGXXHCELUCKW-UHFFFAOYSA-N n-[4-[4-(dinaphthalen-2-ylamino)phenyl]phenyl]-n-naphthalen-2-ylnaphthalen-2-amine Chemical compound C1=CC=CC2=CC(N(C=3C=CC(=CC=3)C=3C=CC(=CC=3)N(C=3C=C4C=CC=CC4=CC=3)C=3C=C4C=CC=CC4=CC=3)C3=CC4=CC=CC=C4C=C3)=CC=C21 QKCGXXHCELUCKW-UHFFFAOYSA-N 0.000 description 4
- 238000003860 storage Methods 0.000 description 4
- 230000001629 suppression Effects 0.000 description 4
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 description 4
- 229910052721 tungsten Inorganic materials 0.000 description 4
- 239000010937 tungsten Substances 0.000 description 4
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 3
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 3
- 229910019092 Mg-O Inorganic materials 0.000 description 3
- 229910019395 Mg—O Inorganic materials 0.000 description 3
- 229910020923 Sn-O Inorganic materials 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 125000004429 atom Chemical group 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 3
- 239000004744 fabric Substances 0.000 description 3
- 229910052732 germanium Inorganic materials 0.000 description 3
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 3
- 229910052735 hafnium Inorganic materials 0.000 description 3
- 239000011261 inert gas Substances 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 239000007787 solid Substances 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- VXEGSRKPIUDPQT-UHFFFAOYSA-N 4-[4-(4-methoxyphenyl)piperazin-1-yl]aniline Chemical compound C1=CC(OC)=CC=C1N1CCN(C=2C=CC(N)=CC=2)CC1 VXEGSRKPIUDPQT-UHFFFAOYSA-N 0.000 description 2
- CURLTUGMZLYLDI-UHFFFAOYSA-N Carbon dioxide Chemical compound O=C=O CURLTUGMZLYLDI-UHFFFAOYSA-N 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 2
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 2
- 230000009471 action Effects 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 239000012300 argon atmosphere Substances 0.000 description 2
- GPBUGPUPKAGMDK-UHFFFAOYSA-N azanylidynemolybdenum Chemical compound [Mo]#N GPBUGPUPKAGMDK-UHFFFAOYSA-N 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 238000000180 cavity ring-down spectroscopy Methods 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 239000000428 dust Substances 0.000 description 2
- WRQGPGZATPOHHX-UHFFFAOYSA-N ethyl 2-oxohexanoate Chemical compound CCCCC(=O)C(=O)OCC WRQGPGZATPOHHX-UHFFFAOYSA-N 0.000 description 2
- 230000002349 favourable effect Effects 0.000 description 2
- 238000007667 floating Methods 0.000 description 2
- 125000001153 fluoro group Chemical group F* 0.000 description 2
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 description 2
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 2
- 125000002887 hydroxy group Chemical group [H]O* 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 229910052748 manganese Inorganic materials 0.000 description 2
- 150000002736 metal compounds Chemical group 0.000 description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 2
- 239000011733 molybdenum Substances 0.000 description 2
- 229910052754 neon Inorganic materials 0.000 description 2
- GKAOGPIIYCISHV-UHFFFAOYSA-N neon atom Chemical compound [Ne] GKAOGPIIYCISHV-UHFFFAOYSA-N 0.000 description 2
- 239000012299 nitrogen atmosphere Substances 0.000 description 2
- 125000000962 organic group Chemical group 0.000 description 2
- 239000011368 organic material Substances 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 239000005360 phosphosilicate glass Substances 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 239000005049 silicon tetrachloride Substances 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 239000002002 slurry Substances 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- SFZCNBIFKDRMGX-UHFFFAOYSA-N sulfur hexafluoride Chemical compound FS(F)(F)(F)(F)F SFZCNBIFKDRMGX-UHFFFAOYSA-N 0.000 description 2
- 229960000909 sulfur hexafluoride Drugs 0.000 description 2
- 238000003786 synthesis reaction Methods 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 229910001887 tin oxide Inorganic materials 0.000 description 2
- FAQYAMRNWDIXMY-UHFFFAOYSA-N trichloroborane Chemical compound ClB(Cl)Cl FAQYAMRNWDIXMY-UHFFFAOYSA-N 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 239000004925 Acrylic resin Substances 0.000 description 1
- 229920000178 Acrylic resin Polymers 0.000 description 1
- UGFAIRIUMAVXCW-UHFFFAOYSA-N Carbon monoxide Chemical compound [O+]#[C-] UGFAIRIUMAVXCW-UHFFFAOYSA-N 0.000 description 1
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 description 1
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 description 1
- 206010021143 Hypoxia Diseases 0.000 description 1
- 108010083687 Ion Pumps Proteins 0.000 description 1
- 239000004341 Octafluorocyclobutane Substances 0.000 description 1
- 239000004952 Polyamide Substances 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910002808 Si–O–Si Inorganic materials 0.000 description 1
- YHMKWOWVAIPFMP-UHFFFAOYSA-N [O-2].[Fe+2].[In+3].[Zn+2] Chemical class [O-2].[Fe+2].[In+3].[Zn+2] YHMKWOWVAIPFMP-UHFFFAOYSA-N 0.000 description 1
- AZWHFTKIBIQKCA-UHFFFAOYSA-N [Sn+2]=O.[O-2].[In+3] Chemical compound [Sn+2]=O.[O-2].[In+3] AZWHFTKIBIQKCA-UHFFFAOYSA-N 0.000 description 1
- 125000000217 alkyl group Chemical group 0.000 description 1
- 125000003118 aryl group Chemical group 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 125000004432 carbon atom Chemical group C* 0.000 description 1
- 229910002092 carbon dioxide Inorganic materials 0.000 description 1
- 239000001569 carbon dioxide Substances 0.000 description 1
- 229910002091 carbon monoxide Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000007795 chemical reaction product Substances 0.000 description 1
- 239000000460 chlorine Substances 0.000 description 1
- 229910052801 chlorine Inorganic materials 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000003795 desorption Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 150000004678 hydrides Chemical class 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-M hydroxide Chemical compound [OH-] XLYOFNOQVPJJNP-UHFFFAOYSA-M 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- QGLKJKCYBOYXKC-UHFFFAOYSA-N nonaoxidotritungsten Chemical compound O=[W]1(=O)O[W](=O)(=O)O[W](=O)(=O)O1 QGLKJKCYBOYXKC-UHFFFAOYSA-N 0.000 description 1
- BCCOBQSFUDVTJQ-UHFFFAOYSA-N octafluorocyclobutane Chemical compound FC1(F)C(F)(F)C(F)(F)C1(F)F BCCOBQSFUDVTJQ-UHFFFAOYSA-N 0.000 description 1
- 235000019407 octafluorocyclobutane Nutrition 0.000 description 1
- 238000007645 offset printing Methods 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- 239000012466 permeate Substances 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 238000009832 plasma treatment Methods 0.000 description 1
- 229920002647 polyamide Polymers 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 238000001004 secondary ion mass spectrometry Methods 0.000 description 1
- 238000004611 spectroscopical analysis Methods 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- 239000007858 starting material Substances 0.000 description 1
- 238000000859 sublimation Methods 0.000 description 1
- 230000008022 sublimation Effects 0.000 description 1
- 125000001424 substituent group Chemical group 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- JBQYATWDVHIOAR-UHFFFAOYSA-N tellanylidenegermanium Chemical compound [Te]=[Ge] JBQYATWDVHIOAR-UHFFFAOYSA-N 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
- 229910001930 tungsten oxide Inorganic materials 0.000 description 1
- 238000001771 vacuum deposition Methods 0.000 description 1
- 229910052724 xenon Inorganic materials 0.000 description 1
- FHNFHKCVQCLJFQ-UHFFFAOYSA-N xenon atom Chemical compound [Xe] FHNFHKCVQCLJFQ-UHFFFAOYSA-N 0.000 description 1
- OYQCBJZGELKKPM-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O-2].[Zn+2].[O-2].[In+3] OYQCBJZGELKKPM-UHFFFAOYSA-N 0.000 description 1
- 235000014692 zinc oxide Nutrition 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1255—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs integrated with passive devices, e.g. auxiliary capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02551—Group 12/16 materials
- H01L21/02554—Oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02565—Oxide semiconducting materials not being Group 12/16 materials, e.g. ternary compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02631—Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
- H01L21/30612—Etching of AIIIBV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
Definitions
- impurities such as hydrogen and water (more preferably, also a compound containing a carbon atom), and the like are removed, whereby the concentration of impurities such as hydrogen and water in the oxide semiconductor layer formed in the deposition chamber can be reduced.
- the gate insulating layer 108 is formed over the oxide semiconductor layer 102 , the source electrode 104 a , the drain electrode 104 b , the insulating layer 106 a , and the insulating layer 106 b (see FIG. 1B ).
- the oxide semiconductor layer is likely to crack (in a thickness direction) due to shrink of a glass substrate. Therefore, by setting the temperatures of the first heat treatment and the second heat treatment and the substrate temperature in deposition by sputtering to a temperature lower than or equal to 650° C., the transistor which is highly reliable can be formed over a large glass substrate.
- a transistor 250 can be manufactured using the oxide semiconductor layer in which the second crystalline oxide semiconductor layer 102 b is stacked over the first crystalline oxide semiconductor layer 102 a , which is formed as described above, by a method similar to that in FIGS. 1A to 1D , FIGS. 2A and 2B , and FIGS. 3A and 3B (see FIG. 6C ).
- the first semiconductor material is a semiconductor material other than an oxide semiconductor.
- the semiconductor material other than an oxide semiconductor for example, silicon, germanium, silicon germanium, silicon carbide, gallium arsenide, or the like can be used, and a single crystal semiconductor is preferably used.
- an organic semiconductor material or the like may be used.
- a transistor including such a semiconductor material other than an oxide semiconductor can operate at high speed easily.
- a transistor including an oxide semiconductor can hold charge for a long time owing to its characteristics.
- FIG. 10F illustrates a television set 670 which includes a housing 671 , a display portion 673 , a stand 675 , and the like.
- the television set 670 can be operated with an operation switch of the housing 671 or a remote controller 680 .
- the miniaturized semiconductor device described in any of the above embodiments is provided in the housing 671 and the remote controller 680 . Therefore, the television device can have characteristics of being small, high-speed operation, and low power consumption.
Abstract
A method for manufacturing a semiconductor device, which enables miniaturization and reduction of defect, is provided. It includes forming an oxide semiconductor layer, and source and drain electrodes in contact with the oxide semiconductor layer, over an insulating surface; forming insulating layers over the source electrode and the drain electrode; forming a gate insulating layer over the oxide semiconductor layer, the source and drain electrodes, and the insulating layer; forming a conductive layer over the gate insulating layer; forming an insulating film covering the conductive layer; processing the insulating film so that at least part of a region of the conductive layer, which overlaps with the source electrode or the drain electrode, is exposed; and etching the exposed region of the conductive layer to form a gate electrode overlapping with at least part of the region sandwiched between the source electrode and the drain electrode, in a self-aligned manner.
Description
- This application is a continuation of U.S. application Ser. No. 13/192,161, filed Jul. 27, 2011, now allowed, which claims the benefit of a foreign priority application filed in Japan as Serial No. 2010-171597 on Jul. 30, 2010, both which are incorporated by reference.
- The present invention relates to semiconductor devices. Here, semiconductor devices refer to general elements and devices which function utilizing semiconductor characteristics.
- There are a wide variety of metal oxides and such metal oxides are used for various applications. Indium oxide is a well-known material and has been used for transparent electrodes required in liquid crystal display devices or the like.
- Some metal oxides have semiconductor characteristics. The examples of such metal oxides having semiconductor characteristics are, for example, tungsten oxide, tin oxide, indium oxide, and zinc oxide. Thin film transistors in which channel formation regions are formed using such metal oxides are already known (for example, see
Patent Documents 1 to 4, Non-PatentDocument 1, and the like). - As metal oxides, not only single-component oxides but also multi-component oxides are known. For example, InGaO3(ZnO)m (m: natural number) having a homologous phase is known as a multi-component oxide semiconductor containing In, Ga, and Zn (for example, see Non-Patent Documents 2 to 4 and the like).
- Furthermore, it is confirmed that an oxide semiconductor containing such an In—Ga—Zn-based oxide is also applicable to a channel formation region of a thin film transistor (for example, see Patent Document 5, Non-Patent Documents 5 and 6, and the like).
-
- [Patent Document 1] Japanese Published Patent Application No. S60-198861
- [Patent Document 2] Japanese Published Patent Application No. H8-264794
- [Patent Document 3] Japanese Translation of PCT International Application No. H11-505377
- [Patent Document 4] Japanese Published Patent Application No. 2000-150900
- [Patent Document 5] Japanese Published Patent Application No. 2004-103957
- [Non-Patent Document 1] M. W. Prins, K. O. Grosse-Holz, G. Muller, J. F. M. Cillessen, J. B. Giesbers, R. P. Weening, and R. M. Wolf, “A ferroelectric transparent thin-film transistor”, Appl. Phys. Lett., 17 Jun. 1996, Vol. 68, pp. 3650-3652
- [Non-Patent Document 2] M. Nakamura, N. Kimizuka, and T. Mohri, “The Phase Relations in the In2O3—Ga2ZnO4—ZnO System at 1350° C.”, J. Solid State Chem., 1991, Vol. 93, pp. 298-315
- [Non-Patent Document 3] N. Kimizuka, M. Isobe, and M. Nakamura, “Syntheses and Single-Crystal Data of Homologous Compounds, In2O3(ZnO)m (in =3, 4, and 5), InGaO3(ZnO)3, and Ga2O3(ZnO)m (m=7, 8, 9, and 16) in the In2O3—ZnGa2O4—ZnO System”, J. Solid State Chem., 1995, Vol. 116, pp. 170-178
- [Non-Patent Document 4] M. Nakamura, N. Kimizuka, T. Mohri, and M. Isobe, “Syntheses and crystal structures of new homologous compounds, indium iron zinc oxides (InFeO3(ZnO)m) (m: natural number) and related compounds”, KOTAI BUTSURI (SOLID STATE PHYSICS), 1993, Vol. 28, No. 5, pp. 317-327
- [Non-Patent Document 5] K. Nomura, H. Ohta, K. Ueda, T. Kamiya, M. Hirano, and H. Hosono, “Thin-film transistor fabricated in single-crystalline transparent oxide semiconductor”, SCIENCE, 2003, Vol. 300, pp. 1269-1272
- [Non-Patent Document 6] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, “Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors”, NATURE, 2004, Vol. 432, pp. 488-492
- Also in the case of a transistor including an oxide semiconductor, it is important to miniaturize the transistor in order to achieve high-speed operation, low power consumption, cost reduction, or the like of the transistor.
- Meanwhile, however, a defect caused when a transistor is miniaturized is a major problem. For example, such a problem due to miniaturization of a transistor is that a mask used in processing a conductive layer into a wiring or an electrode is misaligned, so that a transistor cannot be manufactured according to designed dimension. Particularly when a gate electrode is formed in manufacture of a top-gate transistor, it is preferable to form the gate electrode in a region which is over an oxide semiconductor layer and sandwiched between a source electrode and a drain electrode; however, it is difficult to form the gate electrode precisely in the region because the region is significantly narrowed by miniaturization of the transistor.
- When a wide gate electrode is formed so as to sufficiently overlap with a region which is over an oxide semiconductor layer and sandwiched between a source electrode and a drain electrode, a region where the gate electrode overlaps with the source electrode or the drain electrode of the transistor is excessively large. Thus, parasitic capacitance might be increased.
- It is known that a transistor including an oxide semiconductor has a lower off-state current than a transistor including silicon at room temperature. However, when a gate electrode is misaligned or parasitic capacitance of a transistor is increased as described above, it is not possible to make use of characteristics of a transistor including an oxide semiconductor, which is typified by a low off-state current. On the contrary, performance and yield of a semiconductor device using the transistor might be decreased.
- In view of the above, it is an object of one embodiment of the disclosed invention to provide a method for manufacturing a semiconductor device, which enables miniaturization and reduction of defects.
- One embodiment of the disclosed invention is a method for manufacturing a semiconductor device, which includes the following steps. An oxide semiconductor layer, a source electrode and a drain electrode which are in contact with the oxide semiconductor layer, an insulating layer over the source electrode, and an insulating layer over the drain electrode are formed over an insulating surface. A gate insulating layer is formed over the oxide semiconductor layer, the source electrode, the drain electrode, and the insulating layer. A conductive layer is formed over the gate insulating layer so as to overlap with at least part of a region sandwiched between the source electrode and the drain electrode. An insulating film is formed so as to cover the conductive layer. The insulating film is processed so that at least part of a region of the conductive layer, which overlaps with the source electrode or the drain electrode, is exposed. The exposed region of the conductive layer is etched to form a gate electrode overlapping with at least part of the region sandwiched between the source electrode and the drain electrode, in a self-aligned manner.
- In the above, it is preferable that a portion of the gate electrode, which is over the uppermost surface of the gate insulating layer, do not overlap with the source electrode and the drain electrode.
- Another embodiment of the disclosed invention is a method for manufacturing a semiconductor device, which includes the following steps. An oxide semiconductor layer, a source electrode and a drain electrode which are in contact with the oxide semiconductor layer, an insulating layer over the source electrode, and an insulating layer over the drain electrode are formed over an insulating surface. A gate insulating layer is formed over the oxide semiconductor layer, the source electrode, the drain electrode, and the insulating layer. A conductive layer is formed over the gate insulating layer so as to overlap with at least part of a region sandwiched between the source electrode and the drain electrode. The conductive layer is processed so that at least part of a region of the gate insulating layer, which overlaps with the source electrode or the drain electrode, is exposed in order to form a gate electrode overlapping with at least part of the region sandwiched between the source electrode and the drain electrode, in a self-aligned manner.
- In the above, the top surface of the gate electrode is preferably at a level lower than that of the uppermost surface of the gate insulating layer.
- The source electrode and the drain electrode may be in contact with at least part of the top surface of the oxide semiconductor layer, or the oxide semiconductor layer may be in contact with at least parts of the top surfaces of the source electrode and the drain electrode. Further, part of the conductive layer, which is left in formation of the gate electrode, may be processed to form a wiring. The distance between the edges of the source electrode and the drain electrode is preferably greater than or equal to 10 nm and less than or equal to 200 nm.
- Note that semiconductor devices herein refer to general devices which function by utilizing semiconductor characteristics. For example, a display device, a storage device, an integrated circuit, and the like are included in the category of the semiconductor device.
- In the above semiconductor devices, a semiconductor is not limited to an oxide semiconductor. For example, an amorphous semiconductor, a microcrystalline semiconductor, a polycrystalline semiconductor, a single crystal semiconductor, or the like made of silicon, germanium, silicon germanium, silicon carbide, gallium arsenide, or the like may be used.
- In this specification and the like, the terms “over” and “below” do not necessarily mean “directly on” and “directly under”, respectively, in the description of a positional relationship between components. For example, the expression “a gate electrode over a gate insulating layer” can mean the case where there is an additional component between the gate insulating layer and the gate electrode.
- In addition, in this specification and the like, the term such as an “electrode” or a “wiring” does not limit a function of a component. For example, an “electrode” is used as part of a “wiring” in some cases, and vice versa. Furthermore, the term “electrode” or “wiring” can include the case where a plurality of “electrodes” or “wirings” are formed in an integrated manner.
- Functions of a “source” and a “drain” are sometimes replaced with each other when a transistor of opposite polarity is used or when the direction of flow of current is changed in circuit operation, for example. Therefore, the terms “source” and “drain” can be used to denote the drain and the source, respectively, in this specification.
- Note that in this specification and the like, the expression “electrically connected” includes the case where components are connected through an “object having any electric function”. There is no particular limitation on an “object having any electric function” as long as electric signals can be transmitted and received between components that are connected through the object. Examples of an “object having any electric function” are a switching element such as a transistor, a resistor, an inductor, a capacitor, and elements with a variety of functions as well as an electrode and a wiring.
- According to one embodiment of the disclosed invention, in a miniaturized transistor, a gate electrode can be formed in a region which is over an oxide semiconductor layer and sandwiched between a source electrode and a drain electrode precisely and easily and the gate electrode can be prevented from overlapping with the source electrode and the drain electrode, so that an increase in parasitic capacitance can be suppressed.
- With such an effect, a problem accompanied with miniaturization can be solved. As a result, the size of a transistor can be sufficiently reduced. When the size of the transistor is sufficiently reduced, an area occupied by a semiconductor device is also reduced, which leads to an increase in the number of semiconductor devices manufactured from one substrate. Accordingly, the manufacturing cost of the semiconductor device can be reduced. Further, since the semiconductor device is downsized, a semiconductor device which is substantially the same as a conventional semiconductor device in size and has a further improved function can be realized. Furthermore, effects of high-speed operation, low power consumption, and the like of a transistor can be obtained in accordance with a reduction in channel length. Thus, miniaturization of a transistor including an oxide semiconductor can be achieved according to one embodiment of the disclosed invention, and various effects accompanied with the miniaturization can be obtained.
- As described above, according to one embodiment of the disclosed invention, a method for manufacturing a semiconductor device, which enables miniaturization and reduction of defects, can be provided.
- In the accompanying drawings:
-
FIGS. 1A to 1D are cross-sectional views relating to manufacturing steps of a semiconductor device; -
FIGS. 2A and 2B are cross-sectional views relating to manufacturing steps of a semiconductor device; -
FIGS. 3A and 3B are cross-sectional views relating to manufacturing steps of a semiconductor device; -
FIGS. 4A and 4B are cross-sectional views of semiconductor devices; -
FIGS. 5A and 5B are cross-sectional views of semiconductor devices; -
FIGS. 6A to 6C are cross-sectional views relating to manufacturing steps of a semiconductor device; -
FIGS. 7A to 7D are cross-sectional views relating to manufacturing steps of a semiconductor device; -
FIGS. 8A, 8B, and 8C are a cross-sectional view, a top view, and a circuit diagram of a semiconductor device, respectively; -
FIGS. 9A and 9B are circuit diagrams of semiconductor devices; and -
FIGS. 10A to 10F are examples of electronic devices. - Hereinafter, embodiments of the present invention will be described with reference to the drawings. Note that the present invention is not limited to the following description and it will be readily appreciated by those skilled in the art that modes and details can be modified in various ways without departing from the spirit and the scope of the present invention. Therefore, the present invention should not be construed as being limited to the description in the following embodiments.
- Note that the position, the size, the range, or the like of each structure illustrated in drawings and the like is not accurately represented in some cases for simplification. Therefore, the disclosed invention is not necessarily limited to the position, the size, the range, or the like disclosed in the drawings and the like.
- In this specification and the like, ordinal numbers such as “first”, “second”, and “third” are used in order to avoid confusion among components, and the terms do not mean limitation of the number of components.
- In this embodiment, embodiments of a semiconductor device and a method for manufacturing the semiconductor device will be described with reference to
FIGS. 1A to 6C . -
FIGS. 1A to 1D ,FIGS. 2A and 2B , andFIGS. 3A and 3B are cross-sectional views illustrating manufacturing steps of atransistor 200 as an example of a method for manufacturing a semiconductor device according to one embodiment of the disclosed invention. Here, thetransistor 200 inFIG. 2B includes, over asubstrate 100, anoxide semiconductor layer 102, asource electrode 104 a, adrain electrode 104 b, an insulatinglayer 106 a, an insulatinglayer 106 b, agate insulating layer 108, and agate electrode 110 a. In addition, awiring 110 c including the same material as thegate electrode 110 a is formed over thegate insulating layer 108. - Here, the channel length L of the
transistor 200 is preferably greater than or equal to 10 nm and less than or equal to 200 nm, more preferably greater than or equal to 20 nm and less than or equal to 100 nm. Thus, the channel length L is made small in order to miniaturize the transistor, so that an increase in operation speed and a reduction in power consumption of the transistor can be achieved. Note that in this specification, the channel length L depends on the distance between the edges of thesource electrode 104 a and thedrain electrode 104 b. - The
gate electrode 110 a provided over thegate insulating layer 108 overlaps with at least part of a region which is over theoxide semiconductor layer 102 and sandwiched between thesource electrode 104 a and thedrain electrode 104 b. Further, it is preferable that a portion of thegate electrode 110 a, which is over the uppermost surface of thegate insulating layer 108, do not overlap with thesource electrode 104 a and thedrain electrode 104 b. With such a structure, thegate electrode 110 a can be precisely formed in the region which is over theoxide semiconductor layer 102 and sandwiched between thesource electrode 104 a and thedrain electrode 104 b, and an increase in parasitic capacitance can be suppressed. Therefore, thetransistor 200 can have desired transistor characteristics as designed. Note that in this specification, the uppermost surface of a gate insulating layer refers to part of a surface of the gate insulating layer, which overlaps with a source electrode or a drain electrode and is parallel with a substrate. In the case where each of thesource electrode 104 a, thedrain electrode 104 b are tapered, and a portion of thegate electrode 110 a, which is below the uppermost surface of thegate insulating layer 108, is inversely tapered, the inverse tapered portion of thegate electrode 110 a, which is below the uppermost surface of thegate insulating layer 108, may overlap with thesource electrode 104 a and thedrain electrode 104 b. In that case, the portion of thegate electrode 110 a, which is over the uppermost surface of thegate insulating layer 108, may overlap with thesource electrode 104 a and thedrain electrode 104 b. - An example of a manufacturing process of the
transistor 200 inFIG. 2B will be described with reference toFIGS. 1A to 1D ,FIGS. 2A and 2B , andFIGS. 3A and 3B . - First, the
oxide semiconductor layer 102 and thesource electrode 104 a and thedrain electrode 104 b which are in contact with theoxide semiconductor layer 102 are formed over thesubstrate 100 having an insulating surface (seeFIG. 1A ). In the structure illustrated inFIG. 1A , after theoxide semiconductor layer 102 is formed over thesubstrate 100, a conductive layer is formed and etched to form thesource electrode 104 a and thedrain electrode 104 b so that they are partly in contact with parts of the top surface of theoxide semiconductor layer 102. - Although there is no particular limitation on a material or the like of the
substrate 100, it is necessary that the substrate have at least heat resistance to heat treatment performed later. For example, a glass substrate, a ceramic substrate, a quartz substrate, or a sapphire substrate can be used as thesubstrate 100. Alternatively, a single crystal semiconductor substrate or a polycrystalline semiconductor substrate made of silicon, silicon carbide, or the like, a compound semiconductor substrate made of silicon germanium or the like, an SOI substrate, or the like may be used as thesubstrate 100. Still alternatively, any of these substrates further provided with a semiconductor element may be used as thesubstrate 100. - A flexible substrate may alternatively be used as the
substrate 100. In the case where the transistor is provided over a flexible substrate, for example, the transistor can be directly formed over the flexible substrate. - Here, a base insulating layer is preferably formed over the
substrate 100 before theoxide semiconductor layer 102 is formed. The base insulating layer can be formed using a material and a method similar to those of thegate insulating layer 108 to be described later. - As a material used for the
oxide semiconductor layer 102, any of the following materials can be used: a four-component metal oxide such as an In—Sn—Ga—Zn—O-based material; three-component metal oxides such as an In—Ga—Zn—O-based material, an In—Sn—Zn—O-based material, an In—Al—Zn—O-based material, a Sn—Ga—Zn—O-based material, an Al—Ga—Zn—O-based material, and a Sn—Al—Zn—O-based material; two-component metal oxides such as an In—Zn—O-based material, a Sn—Zn—O-based material, an Al—Zn—O-based material, a Zn—Mg—O-based material, a Sn—Mg—O-based material, an In—Mg—O-based material, and an In—Ga—O-based material; and single-component metal oxides such as an In—O-based material, a Sn—O-based material, and a Zn—O-based material. In addition, the above material may contain SiO2. Here, for example, an In—Ga—Zn—O-based material refers to an oxide film containing indium (In), gallium (Ga), and zinc (Zn), and there is no particular limitation on the composition ratio. Further, the In—Ga—Zn—O-based material may contain an element other than In, Ga, and Zn. - The
oxide semiconductor layer 102 may be a thin film including a material expressed by the chemical formula, InMO3(ZnO)m (m>0). Here, M represents one or more metal elements selected from Ga, Al, Mn, and Co. For example, M may be Ga, Ga and Al, Ga and Mn, Ga and Co, or the like. - The thickness of the
oxide semiconductor layer 102 is desirably greater than or equal to 3 nm and less than or equal to 30 nm. This is because the transistor might possibly be normally on when theoxide semiconductor layer 102 is too thick (e.g., the thickness is 50 nm or more). - The oxide semiconductor layer is preferably formed by a method in which impurities such as hydrogen, water, a hydroxyl group, and hydride are less likely to enter the oxide semiconductor layer. For example, a sputtering method can be used.
- In this embodiment, the oxide semiconductor layer is formed by a sputtering method using an In—Ga—Zn—O-based oxide semiconductor deposition target.
- As the In—Ga—Zn—O-based oxide semiconductor deposition target, for example, an oxide semiconductor deposition target with the following composition ratio can be used: the composition ratio of In2O3:Ga2O3:ZnO is 1:1:1 [molar ratio]. Note that it is not necessary to limit the material and the composition of the oxide semiconductor deposition target to the above. For example, an oxide semiconductor deposition target with the following composition ratio may alternatively be used: the following composition ratio of In2O3:Ga2O3:ZnO is 1:1:2 [molar ratio].
- In the case where an In—Zn—O-based material is used for the oxide semiconductor, a target with the following composition ratio is used: the composition ratio of In:Zn is 50:1 to 1:2 in an atomic ratio (In2O3:ZnO=25:1 to 1:4 in a molar ratio), preferably 20:1 to 1:1 in an atomic ratio (In2O3:ZnO=10:1 to 1:2 in a molar ratio), more preferably 15:1 to 1.5:1 in an atomic ratio (In2O3:ZnO=15:2 to 3:4 in a molar ratio). For example, a target used for the formation of an In—Zn—O-based oxide semiconductor has the following atomic ratio: the atomic ratio of In:Zn:O is X:Y:Z, where Z>1.5X+Y.
- The fill rate of the oxide semiconductor deposition target is higher than or equal to 90% and lower than or equal to 100%, preferably higher than or equal to 95% and lower than or equal to 99.9%. This is because with the use of the oxide semiconductor deposition target with a high fill rate, a dense oxide semiconductor layer can be formed.
- The deposition atmosphere may be a rare gas (typically argon) atmosphere, an oxygen atmosphere, or a mixed atmosphere containing a rare gas and oxygen. Further, in order to prevent impurities such as hydrogen and water from entering the oxide semiconductor layer, it is preferable to use an atmosphere of a high-purity gas in which impurities such as hydrogen and water are sufficiently removed.
- For example, the oxide semiconductor layer can be formed as follows.
- First, the
substrate 100 is placed in a deposition chamber kept under reduced pressure, and heating is performed so that the substrate temperature is higher than 200° C. and lower than or equal to 500° C., preferably higher than 300° C. and lower than or equal to 500° C., more preferably higher than or equal to 350° C. and lower than or equal to 450° C. - Then, a high-purity gas in which impurities such as hydrogen and water are sufficiently removed is introduced into the deposition chamber from which remaining moisture is being removed, and the oxide semiconductor layer is formed over the
substrate 100 with the use of the oxide semiconductor deposition target. To remove moisture remaining in the deposition chamber, an entrapment vacuum pump such as a cryopump, an ion pump, or a titanium sublimation pump is desirably used. Further, an evacuation means may be a turbo pump provided with a cold trap. In the deposition chamber which is evacuated with the cryopump, impurities such as hydrogen and water (more preferably, also a compound containing a carbon atom), and the like are removed, whereby the concentration of impurities such as hydrogen and water in the oxide semiconductor layer formed in the deposition chamber can be reduced. - When the substrate temperature is low (e.g., lower than or equal to 100° C.) during deposition, impurities such as hydrogen and water might enter the oxide semiconductor layer; therefore, the
substrate 100 is preferably heated at the above temperature. When the oxide semiconductor layer is formed with thesubstrate 100 heated at the above temperature, the substrate temperature is increased; thus, hydrogen bonds are cut due to heat and are less likely to be taken into the oxide semiconductor layer. Therefore, the oxide semiconductor layer is formed with thesubstrate 100 heated at the above temperature, whereby the concentration of impurities such as hydrogen and water in the oxide semiconductor layer can be sufficiently reduced. Moreover, damage due to sputtering can be reduced. - Note that, as a method for measuring the amount of water in the oxide semiconductor layer, thermal desorption spectroscopy (IDS) is given. For example, when the temperature is increased from room temperature to approximately 400° C., elimination of water, hydrogen, a hydroxyl group, and the like in the oxide semiconductor layer can be observed in the range of approximately 200° C. to 300° C.
- An example of the deposition condition is as follows: the distance between the substrate and the target is 60 mm, the pressure is 0.4 Pa, the direct-current (DC) power is 0.5 kW, the substrate temperature is 400° C., and the deposition atmosphere is an oxygen atmosphere (the flow rate of the oxygen is 100%). Note that a pulse direct current power source is preferably used because powdery substances (also referred to as particles or dust) generated in deposition can be reduced and the film thickness can be even.
- Note that before the oxide semiconductor layer is formed by a sputtering method, powdery substances (also referred to as particles or dust) attached on a surface of the
substrate 100 are preferably removed by reverse sputtering in which an argon gas is introduced and plasma is generated. The reverse sputtering refers to a method in which a voltage is applied to a substrate side to generate plasma in the vicinity of the substrate to modify a surface. Note that instead of argon, a gas such as nitrogen, helium, or oxygen may be used. - The oxide semiconductor layer can be processed by being etched after a mask having a desired shape is formed over the oxide semiconductor layer. The mask can be formed by a method such as photolithography or an ink-jet method. For the etching of the oxide semiconductor layer, either wet etching or dry etching may be employed. It is needless to say that both of them may be employed in combination.
- The
oxide semiconductor layer 102 formed in such a manner may be subjected to heat treatment. Impurities such as hydrogen and water in theoxide semiconductor layer 102 are further reduced through the heat treatment, so that the structure of theoxide semiconductor layer 102 is modified and defect levels in an energy gap can be reduced. - The heat treatment is performed in an inert gas atmosphere at higher than or equal to 250° C. and lower than or equal to 700° C., preferably higher than or equal to 450° C. and lower than or equal to 600° C. or lower than the strain point of the substrate. As the inert gas atmosphere, an atmosphere that contains nitrogen or a rare gas (e.g., helium, neon, or argon) as its main component and does not contain impurities such as hydrogen and water is desirably used. For example, the purity of nitrogen or a rare gas such as helium, neon, or argon introduced into a heat treatment apparatus is 6N (99.9999%) or higher, preferably 7N (99.99999%) or higher (that is, the impurity concentration is 1 ppm or lower, preferably 0.1 ppm or lower).
- The heat treatment can be performed in such a manner that, for example, an object to be heated is introduced into an electric furnace in which a resistance heating element or the like is used, and heated in a nitrogen atmosphere at 450° C. for an hour. The
oxide semiconductor layer 102 is not exposed to the air during the heat treatment so that entry of impurities such as hydrogen and water can be prevented. - The above heat treatment can be referred to as dehydration treatment, dehydrogenation treatment, or the like because of its advantageous effect of removing impurities such as hydrogen and water. The heat treatment can be performed at the timing, for example, after the oxide semiconductor layer is formed. Such dehydration treatment or dehydrogenation treatment may be conducted once or plural times.
- Next, treatment for supplying oxygen (also referred to as oxygen doping treatment, or the like) is desirably performed on the
oxide semiconductor layer 102. As the treatment for supplying oxygen, heat treatment in an oxygen atmosphere, treatment with oxygen plasma, and the like are given. Alternatively, oxygen may be added by performing exposure to an oxygen ion accelerated by an electric field. - Note that an electric bias may be applied to the substrate in order to add oxygen more favorably.
- By performing oxygen doping treatment on the
oxide semiconductor layer 102, the oxygen can be contained either or both in theoxide semiconductor layer 102 or/and in the vicinity of the interface of theoxide semiconductor layer 102. In that case, the oxygen content is desirably approximately higher than that in the stoichiometric ratio of the oxide semiconductor layer. - Note that heat treatment may be performed on the
oxide semiconductor layer 102 which has been subjected to the oxygen doping treatment. The heat treatment is performed at a temperature higher than or equal to 250° C. and lower than or equal to 700° C., preferably higher than or equal to 400° C. and lower than or equal to 600° C. or lower than the strain point of the substrate. - Through the heat treatment, water, a hydroxide (OH), and the like generated by reaction between oxygen and hydrogen contained in the oxide semiconductor layer can be removed from the oxide semiconductor layer. Further, through this heat treatment, hydrogen or the like that has entered the
oxide semiconductor layer 102 or the like during the above oxygen doping treatment can also be removed. The heat treatment may be performed in an atmosphere of nitrogen, oxygen, an ultra-dry air (an air where the moisture content is 20 ppm (−55° C. by conversion into a dew point) or less, preferably 1 ppm or less, more preferably 10 ppb or less when measurement is performed using a dew-point instrument of a cavity ring-down spectroscopy (CRDS) system), a rare gas (e.g., argon or helium), or the like in which water, hydrogen, and the like are sufficiently reduced. In particular, the heat treatment is preferably performed in an atmosphere containing oxygen. The purity of nitrogen, oxygen, or the rare gas which is introduced into the heat treatment apparatus is set to preferably 6N (99.9999%) or higher (that is, the impurity concentration is 1 ppm or lower), more preferably 7N (99.99999%) or higher (that is, the impurity concentration is 0.1 ppm or lower). - Note that the timing of the oxygen doping treatment is not limited to the timing described above. However, the oxygen doping treatment is desirably performed after the heat treatment for dehydration or the like.
- The source electrode 104 a and the
drain electrode 104 b are formed in such a manner that a conductive layer is formed over theoxide semiconductor layer 102 by a sputtering method, a vacuum evaporation method, or the like and processed. The source electrode 104 a and thedrain electrode 104 b are thus formed, thereby being in contact with parts of the top surface of theoxide semiconductor layer 102. When the thicknesses of thesource electrode 104 a and thedrain electrode 104 b are increased, there are not only an effect of reducing the resistance of the electrodes and wirings thereof but also an effect of reducing the resistance of thegate electrode 110 a because the thickness of thegate electrode 110 a can also be increased as described later. Meanwhile, parasitic capacitance between thegate electrode 110 a and the source and drainelectrodes source electrode 104 a and thedrain electrode 104 b are each greater than or equal to 50 nm and less than or equal to 500 nm, for example. - Note that the channel length L of the transistor depends on the distance between the edges of the
source electrode 104 a and thedrain electrode 104 b which are formed here. The channel length L of the transistor is preferably greater than or equal to 10 nm and less than or equal to 200 nm, more preferably greater than or equal to 20 nm and less than or equal to 100 nm. - As the conductive layer used for the
source electrode 104 a and thedrain electrode 104 b, for example, a metal film containing an element selected from aluminum, chromium, copper, tantalum, titanium, molybdenum, and tungsten, or a metal nitride film containing any of the above elements as its component (e.g., a titanium nitride film, a molybdenum nitride film, or a tungsten nitride film) can be used. The source electrode 104 a and thedrain electrode 104 b may be formed to have a single-layer structure or a layered structure. Alternatively, a structure may be employed in which a high-melting-point metal film of titanium, molybdenum, tungsten, or the like or a metal nitride film of any of these elements (a titanium nitride film, a molybdenum nitride film, or a tungsten nitride film) may be provided over and/or below a metal film of aluminum, copper, or the like. - Alternatively, the conductive layer used for the
source electrode 104 a and thedrain electrode 104 b may be formed using a conductive metal oxide. As the conductive metal oxide, indium oxide (In2O3), tin oxide (SnO2), zinc oxide (ZnO), an indium oxide-tin oxide alloy (In2O3—SnO2, which is abbreviated to ITO), an indium oxide-zinc oxide alloy (In2O3—ZnO), or any of these metal oxide materials containing silicon oxide can be used. - The conductive layer can be processed by being etched after a mask having a desired shape is formed over the conductive layer. As the above mask, a resist mask or the like can be used. Ultraviolet light, KrF laser light, ArF laser light, or the like is preferably used for light exposure in formation of the resist mask.
- In the case where the channel length L is less than 25 nm, the light exposure at the time of forming the resist mask is preferably performed using, for example, extreme ultraviolet light having an extremely short wavelength of several nanometers to several tens of nanometers. In the light exposure with extreme ultraviolet light, the resolution is high and the focus depth is large. Thus, the channel length L of the transistor can be reduced, and the operation speed of a circuit can be increased.
- An etching step may be performed with the use of a resist mask formed using a so-called multi-tone mask. A resist mask formed using a multi-tone mask has a plurality of thicknesses and can be further changed in shape by ashing; thus, such a resist mask can be used in a plurality of etching steps for different patterns. Therefore, a resist mask for at least two kinds of patterns can be formed using a multi-tone mask, resulting in simplification of the process.
- Either wet etching or dry etching may be employed for the etching of the conductive layer to be the
source electrode 104 a and thedrain electrode 104 b; dry etching is preferably employed in terms of microfabrication. The etching conditions (e.g., an etching gas or an etching solution, etching time, and temperature) are set as appropriate depending on the material so that the conductive layer can be etched to have a desired shape. In the case where the conductive layer to be thesource electrode 104 a and thedrain electrode 104 b is etched by dry etching, chlorine (Cl2), boron trichloride (BCl3), silicon tetrachloride (SiCl4), tetrafluoromethane (CF4), sulfur hexafluoride (SF6), nitrogen trifluoride (NF3), or the like can be used as an etching gas. Further, a mixed gas containing some of the above gases may be used. Furthermore, a rare gas (helium (He) or argon (Ar)), oxygen, or the like may be added to the above gas. - As illustrated in
FIG. 1A , thesource electrode 104 a and thedrain electrode 104 b may be tapered. The taper angle is larger than or equal to 45° and smaller than 90° and can preferably be larger than or equal to 60° and smaller than or equal to 80°. When thesource electrode 104 a and thedrain electrode 104 b are tapered as described above, coverage of thesource electrode 104 a and thedrain electrode 104 b with thegate insulating layer 108 which is formed later can be improved and disconnection of thegate insulating layer 108 can be prevented. Note that the taper angle refers to a tilt angle formed by a side surface and the bottom surface of a layer having a tapered shape (e.g., thesource electrode 104 a or thedrain electrode 104 b) in the case where the layer is observed from a direction perpendicular to a cross section thereof. - Note that in the etching of the conductive layer, part of the
oxide semiconductor layer 102 is etched, so that theoxide semiconductor layer 102 having a groove (recessed portion) is formed in some cases. - After that, by plasma treatment using a gas such as N2O, N2, or Ar, impurities such as hydrogen and water attached to a surface of an exposed portion of the
oxide semiconductor layer 102 may be removed. - Next, an insulating layer is formed so as to cover the
oxide semiconductor layer 102, thesource electrode 104 a, and thedrain electrode 104 b and processed using a photomask, so that an insulatinglayer 106 a and an insulatinglayer 106 b are formed over thesource electrode 104 a and thedrain electrode 104 b, respectively (seeFIG. 1A ). - Here, the insulating
layer 106 a and the insulatinglayer 106 b can be formed using a material such as silicon oxide, silicon nitride, silicon oxynitride, or silicon nitride oxide by a CVD method, a sputtering method, or the like. The thicknesses of the insulatinglayer 106 a and the insulatinglayer 106 b are each preferably greater than or equal to 10 nm and less than or equal to 500 nm. - The insulating
layer 106 a and the insulatinglayer 106 b are formed in such a manner that a resist mask is formed over an insulating layer and etching is performed using the resist mask. The resist mask can be formed by the same method as the method employed for formation of thesource electrode 104 a and thedrain electrode 104 b, and it is preferable to use the photomask used for formation of thesource electrode 104 a and thedrain electrode 104 b. Either wet etching or dry etching may be employed for the etching of the insulating layer; dry etching is preferably employed in terms of microfabrication. The etching conditions (e.g., an etching gas or an etching solution, etching time, and temperature) are set as appropriate depending on the material so that the insulating layer can be etched to have a desired shape. Note that dry etching is preferably employed in terms of reduction in channel length (L) of the transistor. As an etching gas used in dry etching, for example, a gas containing fluorine such as sulfur hexafluoride (SF6), nitrogen trifluoride (NF), trifluoromethane (CHF3), or octafluorocyclobutane (C4F8), a mixed gas of tetrafluoromethane (CF4) and hydrogen, or the like can be used. Furthermore, a rare gas (e.g., helium (He), argon (Ar), or xenon (Xe)), carbon monoxide, carbon dioxide, or the like may be added to the above gas. - By thus forming the insulating
layer 106 a and the insulatinglayer 106 b, a recessed portion in a region sandwiched between thesource electrode 104 a and thedrain electrode 104 b can be deep, so that thegate electrode 110 a which is formed later can be sufficiently thick. Thus, loss of thegate electrode 110 a which is formed later or significant reduction in thickness of thegate electrode 110 a can be prevented. Accordingly, sufficient conductivity of thegate electrode 110 a can be maintained. - Note that the insulating
layer 106 a and the insulatinglayer 106 b are not necessarily formed. For example, in the case where thesource electrode 104 a and thedrain electrode 104 b are sufficiently thick, the insulatinglayer 106 a and the insulatinglayer 106 b are not necessarily formed because even when the insulatinglayer 106 a and the insulatinglayer 106 b are not formed, thegate electrode 110 a can be sufficiently thick. - Note that the method is described here in which the
source electrode 104 a and thedrain electrode 104 b are formed and then the insulatinglayer 106 a and the insulatinglayer 106 b are formed; however, this embodiment is not limited thereto. For example, in the case where thesource electrode 104 a and thedrain electrode 104 b are formed in contact with parts of the top surface of theoxide semiconductor layer 102, after a conductive layer is formed over theoxide semiconductor layer 102 and an insulating layer is formed over the conductive layer, the insulating layer and the conductive layer are processed using one resist mask so that the insulatinglayer 106 a, the insulatinglayer 106 b, thesource electrode 104 a, and thedrain electrode 104 b can be formed. By forming the insulatinglayer 106 a, the insulatinglayer 106 b, thesource electrode 104 a, and thedrain electrode 104 b in such a manner, the edges of the insulatinglayer 106 a and the insulatinglayer 106 b can be substantially aligned with the edges of thesource electrode 104 a and thedrain electrode 104 b, respectively. Thus, misalignment between the insulatinglayer 106 a and thesource electrode 104 a and between the insulatinglayer 106 b and thedrain electrode 104 b can be prevented. Further, the number of photomasks can be reduced, resulting in cost reduction of the semiconductor device. Note that the expression “substantially aligned” does not always refer to exact alignment. For example, the expression “substantially aligned” includes a degree of alignment in a shape obtained by etching a plurality of layers with the use of one mask. - Next, the
gate insulating layer 108 is formed over theoxide semiconductor layer 102, thesource electrode 104 a, thedrain electrode 104 b, the insulatinglayer 106 a, and the insulatinglayer 106 b (seeFIG. 1B ). - For example, the
gate insulating layer 108 is formed using a material such as silicon oxide, silicon nitride, silicon oxynitride, or silicon nitride oxide. Thegate insulating layer 108 may be formed using a material containing gallium oxide. The material containing gallium oxide may further contain aluminum oxide; that is, a material containing aluminum gallium oxide or gallium aluminum oxide, or the like may be used. Here, aluminum gallium oxide refers to a material in which the aluminum content is higher than the gallium content in atomic percent, and gallium aluminum oxide refers to a material in which the gallium content is higher than or equal to the aluminum content in atomic percent. Further, a material having a high dielectric constant, such as hafnium oxide, tantalum oxide, yttrium oxide, hafnium silicate (HfSixOy (x>0, y>0)), hafnium silicate (HfSixOy (x>0, y>0)) to which nitrogen is added, or hafnium aluminate (HfAlxOy (x>0, y>0)) to which nitrogen is added may be used. Thegate insulating layer 108 can be formed to have a single-layer structure or a layered structure using any of the above materials. - In the case where a gallium oxide film is used for the
gate insulating layer 108, the composition of the gallium oxide film is preferably Ga2O3+α (α>0). It is preferable that a be greater than or equal to 3.04 and less than or equal to 3.09. Alternatively, in the case where an aluminum gallium oxide film is used for thegate insulating layer 108, the composition of the aluminum gallium oxide film is preferably AlxGa2-xO3+α (1<x<2, α>0). Still alternatively, in the case where a gallium aluminum oxide film is used for thegate insulating layer 108, the gallium aluminum oxide film preferably has a composition of AlxGa2-xO3+α (0<x≦1, α>0) by being doped with oxygen. - In many cases, an oxide semiconductor material used for the oxide semiconductor layer contains gallium. Therefore, in the case where the
gate insulating layer 108 is formed in contact with the oxide semiconductor layer with the use of a material containing gallium oxide, a favorable condition can be maintained at the interface between the oxide semiconductor layer and thegate insulating layer 108. For example, when the oxide semiconductor layer and an insulating layer containing gallium oxide are provided in contact with each other, an accumulation of hydrogen at the interface between the oxide semiconductor layer and the insulating layer can be reduced. This is because a material containing gallium oxide is compatible with an oxide semiconductor material. - Note that, in the case where an element belonging to the same group as a constituent element of the oxide semiconductor is used for the
gate insulating layer 108, a similar effect can be obtained. That is, it is also effective to additionally use a material containing aluminum oxide or the like in formation of thegate insulating layer 108. Note that water is not likely to permeate aluminum oxide; therefore, it is preferable to use aluminum oxide in terms of preventing water from entering the oxide semiconductor layer. For example, the above material such as aluminum gallium oxide (or gallium aluminum oxide) containing gallium and aluminum may be used for thegate insulating layer 108. In that case, both the effect resulting from containing gallium and the effect resulting from containing aluminum can be obtained, which is preferable. For example, by providing an insulating layer containing aluminum gallium oxide in contact with the oxide semiconductor layer, water can be prevented from entering the oxide semiconductor layer and an accumulation of hydrogen at an interface between the oxide semiconductor layer and the insulating layer can be sufficiently reduced. - The
gate insulating layer 108 is preferably formed by a method with which impurities such as hydrogen and water do not enter thegate insulating layer 108. This is because when an impurity such as hydrogen or water is contained in thegate insulating layer 108, the impurity such as hydrogen or water enters the oxide semiconductor layer or oxygen in the oxide semiconductor layer is extracted by the impurity such as hydrogen or water, so that the oxide semiconductor layer might have lower resistance (have n-type conductivity). Therefore, thegate insulating layer 108 is preferably formed so as to contain as few impurities such as hydrogen and water as possible. For example, thegate insulating layer 108 is preferably formed by a sputtering method, and a high-purity gas in which impurities such as hydrogen and water are removed is preferably used as a sputtering gas used for deposition. - As a sputtering method, a DC sputtering method in which a direct current power source is used, a pulsed DC sputtering method in which a direct current bias is applied in a pulsed manner, an AC sputtering method, or the like can be employed.
- After formation of the
gate insulating layer 108, heat treatment is desirably performed in an inert gas atmosphere or an oxygen atmosphere. The temperature of the heat treatment is set to higher than or equal to 200° C. and lower than or equal to 450° C., desirably higher than or equal to 250° C. and lower than or equal to 350° C. For example, the heat treatment may be performed at 250° C. for an hour in a nitrogen atmosphere. By performing the heat treatment, variation in electrical characteristics of the transistor can be reduced. In the case where thegate insulating layer 108 contains oxygen, oxygen can be supplied to theoxide semiconductor layer 102 so that oxygen vacancies in theoxide semiconductor layer 102 are filled. In this sense, the heat treatment can also be referred to as heat treatment for supply of oxygen. - Note that in this embodiment, the heat treatment for supply of oxygen is performed after the
gate insulating layer 108 is formed; however, the timing of the heat treatment for supply of oxygen is not limited thereto. For example, the heat treatment for supply of oxygen may be performed after thegate electrode 110 a is formed. The heat treatment for supply of oxygen may be performed following heat treatment for dehydration or dehydrogenation. - As described above, the heat treatment for dehydration or dehydrogenation, and the oxygen doping treatment or the heat treatment for supply of oxygen are performed to reduce impurities and fill oxygen vacancies in the
oxide semiconductor layer 102, whereby theoxide semiconductor layer 102 can be highly purified so as to contain elements (impurity elements) that are not main components of theoxide semiconductor layer 102 as few as possible. Theoxide semiconductor layer 102 which has been highly purified contains extremely few carriers derived from donors. - Next, a
conductive layer 110 is formed over thegate insulating layer 108 so as to overlap with at least part of a region sandwiched between thesource electrode 104 a and thedrain electrode 104 b (seeFIG. 1B ). - The
conductive layer 110 is used to form thegate electrode 110 a and thewiring 110 c in a later step. Theconductive layer 110 can be formed using a material similar to that used for the conductive layer for formation of thesource electrode 104 a and thedrain electrode 104 b. Further, theconductive layer 110 can be formed by a PVD method or a CVD method and is formed such that part of the conductive layer fills a recessed portion sandwiched between the insulatinglayer 106 a and thesource electrode 104 a, and the insulatinglayer 106 b and thedrain electrode 104 b. - Then, an insulating
film 112 is formed so as to cover the conductive layer 110 (seeFIG. 1B ). The insulatingfilm 112 functions as a mask used in etching theconductive layer 110. Processed in a later step so that the uppermost surface of theconductive layer 110 is exposed, the insulatingfilm 112 is preferably a planarization insulating film having the top surface parallel to thesubstrate 100. Note that in this specification, the uppermost surface of theconductive layer 110 refers to part of a surface of theconductive layer 110, which overlaps with thesource electrode 104 a or thedrain electrode 104 b and is parallel to thesubstrate 100. - The planarization insulating film used as the insulating
film 112 can be formed using an organic material such as polyimide, an acrylic resin, a benzocyclobutene resin, polyamide, or an epoxy resin. Other than such organic materials, it is also possible to use a low-dielectric constant material (a low-k material), a siloxane-based resin, PSG (phosphosilicate glass), BPSG (borophosphosilicate glass), or the like. There is no particular limitation on the method of forming the insulatingfilm 112, and the following method or means can be employed depending on the material: a method such as a sputtering method, an SOG method, a spin coating method, a dipping method, a spray coating method, or a droplet discharge method (e.g., an ink-jet method, screen printing, or offset printing), or a tool such as a doctor knife, a roll coater, a curtain coater, or a knife coater. Note that a siloxane-based resin is a resin including a Si—O—Si bond formed using a siloxane-based material as a starting material. The siloxane-based resin may include an organic group (e.g., an alkyl group or an aryl group) or a fluoro group as a substituent. Moreover, the organic group may include a fluoro group. - Note that the insulating film functioning as a mask used in etching the
conductive layer 110 is not necessarily a planarization insulating film. For example, in the case where the insulating film is processed by CMP treatment or the like in a later step, an insulatingfilm 116 which is not planarized may be formed over theconductive layer 110 as illustrated inFIG. 3A . The insulatingfilm 116 can be formed using a material including an inorganic insulating material such as silicon oxide or silicon oxynitride. - Then, the insulating
film 112 is processed so that at least part of a region of theconductive layer 110, which overlaps with thesource electrode 104 a or thedrain electrode 104 b, is exposed. Thus, insulatingfilm 112 a is formed (seeFIG. 1C ). - Here, from the entire top surface of the insulating
film 112, the insulatingfilm 112 is partly removed at an even rate. When the uppermost surface of theconductive layer 110 is exposed (or when a small portion of theconductive layer 110 is removed after the uppermost surface of theconductive layer 110 is exposed), this operation is stopped. Thus, the insulatingfilm 112 a can be formed. Such processing of the insulatingfilm 112 can be performed by ashing treatment, etching treatment, or polishing treatment; the processing method may be selected as appropriate depending on the material of the insulatingfilm 112. - For the ashing treatment of the insulating
film 112, for example, oxygen plasma ashing can be employed. The ashing treatment using oxygen plasma is performed in an oxygen atmosphere in such a manner that oxygen is made to be plasma by high frequency power or the like and the insulatingfilm 112 is decomposed and removed by the oxygen made to be plasma. Thus, from the entire top surface of the insulatingfilm 112, the insulatingfilm 112 can be partly removed at an even rate. Further, when the insulatingfilm 112 is partly removed in such a manner, generation of a residue of the insulatingfilm 112 or a reaction product of the residue can be avoided. - Either wet etching or dry etching may be employed for the etching of the insulating
film 112. The etching conditions (e.g., an etching gas or an etching solution, etching time, and temperature) are set as appropriate depending on the material so that the insulatingfilm 112 can be etched to have a desired shape. In particular, the etching conditions are set so that the etching selectivity of the insulatingfilm 112 to theconductive layer 110 is sufficiently high. - As the polishing treatment of the insulating
film 112, for example, a chemical mechanical polishing (CMP) treatment can be employed. Here, the CMP treatment is treatment of planarizing a surface of an object to be processed by a combination of chemical and mechanical actions using the surface as a reference. In general, the CMP treatment is a method in which a polishing cloth is attached to a polishing stage, and the polishing stage and the object to be processed are each rotated or swung while a slurry (an abrasive) is supplied between the object to be processed and the polishing cloth, whereby the surface of the object to be processed is polished by chemical reaction between the slurry and the surface of the object to be processed and by action of mechanical polishing of the object to be processed with the polishing cloth. - In the case where the insulating
film 116 which is not planarized is formed over theconductive layer 110 as illustrated inFIG. 3A , the insulatingfilm 116 may be processed by the CMP treatment. When the insulatingfilm 116 is processed by the CMP treatment, an insulatingfilm 116 a can be formed so that the uppermost surface of theconductive layer 110 is exposed as illustrated inFIG. 3B . Note that a step performed after the step inFIG. 3B can also be performed in a manner similar to that in formation of the insulatingfilm 112. - Then, an exposed region of the
conductive layer 110 is etched to form thegate electrode 110 a which overlaps with at least part of the region sandwiched between thesource electrode 104 a and thedrain electrode 104 b, in a self-aligned manner (seeFIG. 1D ). Here, besides thegate electrode 110 a, theconductive layers 110 b remain in portions covered with the insulatingfilm 112 a. - The
conductive layer 110 can be etched in a manner similar to that of thesource electrode 104 a and thedrain electrode 104 b, and either wet etching or dry etching may be employed; dry etching is preferably employed in terms of microfabrication. Further, the etching conditions are set as appropriate so that the etching selectivity of theconductive layer 110 to thegate insulating layer 108 is sufficiently high, and etching is performed. In that manner, theconductive layer 110 is etched until the uppermost surface of thegate insulating layer 108 is exposed. - In general, in the case of forming a gate electrode of a transistor with the use of a photomask in such a manner, the gate electrode is misaligned by approximately several nanometers to several hundred nanometers in some cases. When the channel length of the transistor is greater than or equal to 1 μm, a significant problem does not occur. However, in the case of reducing the size of the transistor as in this embodiment, such misalignment might possibly be a defect which severely influences transistor characteristics. However, by forming the
gate electrode 110 a in a self-aligned manner as described above, thegate electrode 110 a can be formed precisely and easily in the region which is over theoxide semiconductor layer 102 and sandwiched between thesource electrode 104 a and thedrain electrode 104 b. - Further, in the portion of the
gate electrode 110 a, which is over the uppermost surface of thegate insulating layer 108, does not overlap with thesource electrode 104 a and thedrain electrode 104 b, which leads to suppression of an increase in parasitic capacitance between thegate electrode 110 a and the source and drainelectrodes source electrode 104 a and thedrain electrode 104 b are tapered, and the portion of thegate electrode 110 a, which is below the uppermost surface of thegate insulating layer 108, is inversely tapered, the inverse tapered portion of thegate electrode 110 a, which is below the uppermost surface of thegate insulating layer 108, may overlap with thesource electrode 104 a and thedrain electrode 104 b. In that case, the portion of thegate electrode 110 a, which is over the uppermost surface of thegate insulating layer 108, may overlap with thesource electrode 104 a and thedrain electrode 104 b. - Since the
gate electrode 110 a can be formed without using a photomask, the number of photomasks used in the whole manufacturing process can be reduced. Accordingly, the cost of the semiconductor device can be reduced. - Next, a resist
mask 114 a is formed so as to cover thegate electrode 110 a, and a resistmask 114 b is formed over part of theconductive layer 110 b (seeFIG. 2A ). After that, theconductive layer 110 b is processed using the resistmask 114 a and the resistmask 114 b to form thewiring 110 c (seeFIG. 2B ). - The resist
mask 114 a and the resistmask 114 b can be formed in such a manner that a material such as photosensitive resin is deposited by a spin coating method or the like and then, photolithography is performed using a photomask. - Then, etching is performed in a manner similar to that of the
gate electrode 110 a, so that thewiring 110 c can be formed. Thus, thewiring 110 c can be formed utilizing part of theconductive layer 110 b left when thegate electrode 110 a is formed, resulting in reduction in cost of the semiconductor device. - Through the above process, the
transistor 200 can be manufactured in which thegate electrode 110 a overlaps with the region which is over theoxide semiconductor layer 102 and sandwiched between thesource electrode 104 a and thedrain electrode 104 b, while miniaturization thereof is achieved (seeFIG. 2B ). - As described above, the
oxide semiconductor layer 102 used in thetransistor 200 is desirably a highly purified oxide semiconductor layer formed by sufficiently removing impurities such as hydrogen and water and sufficiently supplying oxygen. Specifically, the concentration of hydrogen in theoxide semiconductor layer 102 is lower than or equal to 5×1019 atoms/cm3, desirably lower than or equal to 5×1018 atoms/cm3, more desirably lower than or equal to 5×1017 atoms/cm3, for example. Note that the concentration of hydrogen in theoxide semiconductor layer 102 is measured by secondary ion mass spectrometry (SIMS). Theoxide semiconductor layer 102 which is highly purified by sufficient reduction in hydrogen concentration and is reduced in defect level in energy gap due to oxygen deficiency by sufficient supply of oxygen has a carrier concentration of less than 1×1012/cm3, desirably less than 1×1011/cm3, more desirably less than 1.45×1010/cm3. For example, the off-state current (here, a current per micrometer (m) of channel width) at room temperature (25° C.) is lower than or equal to 100 zA (1 zA (zeptoampere) is 1×10−21 A), desirably lower than or equal to 10 zA. In this manner, by using an i-type (intrinsic) or substantially i-type oxide semiconductor, the transistor having favorable electrical characteristics can be obtained. - Hereinafter, a method for manufacturing a semiconductor device, which is different from the method for manufacturing a semiconductor device in
FIGS. 1A to 1D ,FIGS. 2A and 2B , andFIGS. 3A and 3B , will be described with reference toFIGS. 4A and 4B ,FIGS. 5A and 5B , andFIGS. 6A to 6C . Note that inFIGS. 4A and 4B ,FIGS. 5A and 5B , andFIGS. 6A to 6C , portions corresponding to those inFIGS. 1A to 1D ,FIGS. 2A and 2B , andFIGS. 3A and 3B are denoted by the same reference signs, and specific description thereof will be omitted. - In the method for manufacturing a semiconductor device in
FIGS. 1A to 1D ,FIGS. 2A and 2B , andFIGS. 3A and 3B , thesource electrode 104 a and thedrain electrode 104 b are formed on and in direct contact with theoxide semiconductor layer 102; however, one embodiment of the disclosed invention is not limited thereto. - For example, as illustrated in
FIG. 4A , atransistor 210 may be manufactured in which an n+ layer 124 a and an n+ layer 124 b are formed over the top surface of theoxide semiconductor layer 102, and thesource electrode 104 a and thedrain electrode 104 b are formed over the n+ layer 124 a and the n+ layer 124 b, respectively. Here, the n+ layer 124 a and the n+ layer 124 b function to reduce contact resistance between theoxide semiconductor layer 102 and thesource electrode 104 a and contact resistance between theoxide semiconductor layer 102 and thedrain electrode 104 b, respectively. The n+ layer 124 a and the n+ layer 124 b can be formed using an In—Zn—O-based material, an In—Sn—O-based material, an In—O-based material, or a Sn—O-based material. Further, the above material may contain SiO2. The thicknesses of the n+ layer 124 a and the n+ layer 124 b are each preferably greater than or equal to 1 nm and less than or equal to 10 nm; in this embodiment, the n+ layer 124 a and the n+ layer 124 b each having a thickness of 5 nm are used. - In the case of the
transistor 210 described above, a film functioning as an oxide semiconductor layer and a film functioning as an n+ layer are successively formed and then processed at the same time to form theoxide semiconductor layer 102 and a film functioning as an island-shaped n+ layer in the manufacturing process of thetransistor 200. Further, in forming thesource electrode 104 a and thedrain electrode 104 b, the film functioning as an island-shaped n+ layer is processed to form the n+ layer 124 a and the n+ layer 124 b. Note that after formation of thesource electrode 104 a and thedrain electrode 104 b, the same steps as those inFIGS. 1A to 1D ,FIGS. 2A and 2B , andFIGS. 3A and 3B are performed, so that thetransistor 210 can be manufactured. - In the
transistor 210 inFIG. 4A , the n+ layer 124 a and the n+ layer 124 b are formed only over the top surface of theoxide semiconductor layer 102; however, one embodiment of the disclosed invention is not limited thereto. As illustrated inFIG. 4B , atransistor 220 may be manufactured in which the n+ layer 124 a and the n+ layer 124 b further cover side surfaces of theoxide semiconductor layer 102. In that case, unlike in the method for manufacturing thetransistor 210, after the island-shapedoxide semiconductor layer 102 is formed, a film functioning as an n+ layer and a conductive film functioning as thesource electrode 104 a and thedrain electrode 104 b are successively formed. Then, these films are processed at the same time into island shapes to form thesource electrode 104 a, thedrain electrode 104 b, the n+ layer 124 a, and the n+ layer 124 b. Note that after formation of thesource electrode 104 a and thedrain electrode 104 b, the same steps as those inFIGS. 1A to 1D ,FIGS. 2A and 2B , andFIGS. 3A and 3B are performed, so that thetransistor 220 can be manufactured. - When the n+ layer 124 a and the n+ layer 124 b are thus formed between the
oxide semiconductor layer 102 and the source and drain electrode layers 104 a and 104 b, the contact resistance therebetween can be lower than the contact resistance between theoxide semiconductor layer 102 and thesource electrode 104 a and the contact resistance between theoxide semiconductor layer 102 and thedrain electrode 104 b. By forming the n+ layer 124 a and the n+ layer 124 b, parasitic capacitance can be reduced and further, the amount of change in on-state current between before and after application of negative gate stress can be reduced (Ion deterioration can be suppressed) when bias-temperature stress test (BT test) is performed. - In the method for manufacturing a semiconductor device in
FIGS. 1A to 1D ,FIGS. 2A and 2B , andFIGS. 3A and 3B , thetransistor 200 is formed such that thesource electrode 104 a and thedrain electrode 104 b are formed in contact with parts of the top surface of theoxide semiconductor layer 102; however, one embodiment of the disclosed invention is not limited thereto. - For example, as illustrated in
FIG. 5A , atransistor 230 may be manufactured in which theoxide semiconductor layer 102 is in contact with parts of the top surfaces of thesource electrode 104 a and thedrain electrode 104 b. In that case, unlike in the method for manufacturing thetransistor 200, thesource electrode 104 a and thedrain electrode 104 b are formed over thesubstrate 100 having an insulating surface and then, theoxide semiconductor layer 102 is formed in contact with the parts of the top surfaces of thesource electrode 104 a and thedrain electrode 104 b. After that, the insulatinglayer 106 a and the insulatinglayer 106 b are formed over thesource electrode 104 a and thedrain electrode 104 b, respectively. Here, theoxide semiconductor layer 102, thesource electrode 104 a, thedrain electrode 104 b, the insulatinglayer 106 a, and the insulatinglayer 106 b can be formed by a method similar to the method illustrated inFIGS. 1A to 1D ,FIGS. 2A and 2B , andFIGS. 3A and 3B . Note that after formation of the insulatinglayer 106 a and the insulatinglayer 106 b, the same steps as those inFIGS. 1A to 1D ,FIGS. 2A and 2B , andFIGS. 3A and 3B are performed, so that thetransistor 230 can be manufactured. - Further, as illustrated in
FIG. 5B , atransistor 240 may be manufactured, which is different from thetransistor 230 in that the n+ layer 124 a and thee layer 124 b are provided below thesource electrode 104 a and thedrain electrode 104 b, respectively. In thetransistor 240, side surfaces of the n+ layer 124 a and the n+ layer 124 b are in contact with theoxide semiconductor layer 102; therefore, the contact resistance therebetween can be lower than the contact resistance between theoxide semiconductor layer 102 and thesource electrode 104 a and the contact resistance between theoxide semiconductor layer 102 and thedrain electrode 104 b. - Further, examples of a structure and a manufacturing method of the
oxide semiconductor layer 102, which are different from those illustrated inFIGS. 1A to 1D ,FIGS. 2A and 2B , andFIGS. 3A and 3B , will be described with reference toFIGS. 6A to 6C . - First, a first oxide semiconductor layer is formed to a thickness of 1 nm or more and 10 nm or less over the
substrate 100 having an insulating surface. Note that a base insulating layer is preferably formed over thesubstrate 100 before the first oxide semiconductor layer is formed. The base insulating layer can be formed using a material and a method similar to those of thegate insulating layer 108. - In the method for manufacturing a semiconductor device, which is illustrated in
FIGS. 6A to 6C , the first oxide semiconductor layer is formed to a thickness of 5 nm in an oxygen atmosphere, an argon atmosphere, or a mixed atmosphere of argon and oxygen under the following conditions: a target for an oxide semiconductor (a target for an In—Ga—Zn—O-based oxide semiconductor containing In2O3, Ga2O3, and ZnO at a ratio of 1:1:2 [molar ratio]) is used; the distance between the substrate and the target is 170 mm; the substrate temperature is 400° C.; the pressure is 0.4 Pa; and the direct current (DC) power is 0.5 kW. - Then, first heat treatment is performed with the substrate placed in an atmosphere of nitrogen or dry air. The first heat treatment is performed at a temperature higher than or equal to 450° C. and lower than the strain point of the substrate, preferably higher than or equal to 400° C. and lower than or equal to 650° C. Through the first heat treatment, a first crystalline
oxide semiconductor layer 102 a is formed (seeFIG. 6A ). - Next, a second oxide semiconductor layer is formed to a thickness greater than 10 nm over the first crystalline
oxide semiconductor layer 102 a. - In this embodiment, the second oxide semiconductor layer is formed to a thickness of 25 nm in an oxygen atmosphere, an argon atmosphere, or a mixed atmosphere of argon and oxygen under the following conditions: a target for an oxide semiconductor (a target for an In—Ga—Zn—O-based oxide semiconductor containing In2O3, Ga2O3, and ZnO at a ratio of 1:1:2 [molar ratio]) is used; the distance between the substrate and the target is 170 mm; the substrate temperature is 400° C.; the pressure is 0.4 Pa; and the direct current (DC) power is 0.5 kW.
- Then, second heat treatment is performed with the substrate placed in an atmosphere of nitrogen or dry air. The second heat treatment is performed at a temperature higher than or equal to 450° C. and lower than the strain point of the substrate, preferably higher than or equal to 400° C. and lower than or equal to 650° C. Through the second heat treatment, a second crystalline
oxide semiconductor layer 102 b is formed (seeFIG. 6B ). - When the first heat treatment and the second heat treatment are performed at a temperature higher than 650° C., the oxide semiconductor layer is likely to crack (in a thickness direction) due to shrink of a glass substrate. Therefore, by setting the temperatures of the first heat treatment and the second heat treatment and the substrate temperature in deposition by sputtering to a temperature lower than or equal to 650° C., the transistor which is highly reliable can be formed over a large glass substrate.
- A
transistor 250 can be manufactured using the oxide semiconductor layer in which the second crystallineoxide semiconductor layer 102 b is stacked over the first crystallineoxide semiconductor layer 102 a, which is formed as described above, by a method similar to that inFIGS. 1A to 1D ,FIGS. 2A and 2B , andFIGS. 3A and 3B (seeFIG. 6C ). - In the
transistor 250 inFIG. 6C , the first crystallineoxide semiconductor layer 102 a and the second crystallineoxide semiconductor layer 102 b have c-axis alignment perpendicular to a surface of a crystal layer obtained by being at least partly crystallized. Thus, thetransistor 250 can be highly reliable. - In addition, in the structure of
FIG. 6C , the stack of the oxide semiconductors of thetransistor 250 is favorably ordered in a direction along an interface with the gate insulating layer. In the case where carriers flow along the interface, the stack of the oxide semiconductors is in a state similar to a floating state where a bias is not directly applied to the stack of the oxide semiconductors. Thus, degradation of transistor characteristics can be suppressed or reduced even when light irradiation is performed or BT stress is applied. - The structures, the methods, and the like described above can be combined as appropriate.
- Even in the case of the transistor miniaturized as described above, by forming the
gate electrode 110 a in a self-aligned manner, thegate electrode 110 a can be formed precisely and easily in the region which is over theoxide semiconductor layer 102 and sandwiched between thesource electrode 104 a and thedrain electrode 104 b. Further, it is possible to reduce overlap between thegate electrode 110 a and the source and drainelectrodes gate electrode 110 a and the source and drainelectrodes - As described above, according to one embodiment of the disclosed invention, a problem due to miniaturization can be solved. As a result, the size of a transistor can be sufficiently reduced. When the size of the transistor is sufficiently reduced, an area occupied by the semiconductor device is also reduced, which leads to an increase in the number of semiconductor devices manufactured from one substrate. Accordingly, the manufacturing cost of the semiconductor device can be reduced. Further, since the semiconductor device is downsized, a semiconductor device which is substantially the same as a conventional semiconductor device in size and has a further improved function can be realized. Furthermore, effects of high-speed operation, low power consumption, and the like of a transistor can be obtained in accordance with a reduction in channel length. Thus, miniaturization of a transistor including an oxide semiconductor can be achieved according to one embodiment of the disclosed invention, and various effects accompanied with the miniaturization can be obtained.
- The structures, the methods, and the like described in this embodiment can be combined as appropriate with any of the structures and the methods described in the other embodiments.
- In this embodiment, a manufacturing method of a semiconductor device, according to another embodiment of the disclosed invention, which is different from those of
Embodiment 1, will be described with reference toFIGS. 7A to 7D . Note that inFIGS. 7A to 7D , portions corresponding to those inFIGS. 1A to 1D ,FIGS. 2A and 2B , andFIGS. 3A and 3B are denoted by the same reference signs, and specific description thereof will be omitted. -
FIGS. 7A to 7D are cross-sectional views illustrating manufacturing steps of atransistor 300 as an example of a method for manufacturing a semiconductor device according to one embodiment of the disclosed invention. Here, thetransistor 300 inFIG. 7D includes, over thesubstrate 100, anoxide semiconductor layer 102, asource electrode 104 a, adrain electrode 104 b, an insulatinglayer 106 a, an insulatinglayer 106 b, agate insulating layer 108, and agate electrode 120 a. In addition, awiring 120 c including the same material as thegate electrode 120 a is formed over thegate insulating layer 108. - Here, the channel length L of the
transistor 300 is preferably greater than or equal to 10 nm and less than or equal to 200 nm, more preferably greater than or equal to 20 nm and less than or equal to 100 nm. Thus, the channel length L is made small in order to miniaturize the transistor, so that an increase in operation speed and a reduction in power consumption of the transistor can be achieved. - The
gate electrode 120 a provided over thegate insulating layer 108 overlaps with at least part of a region which is over theoxide semiconductor layer 102 and sandwiched between thesource electrode 104 a and thedrain electrode 104 b. Further, thegate electrode 120 a is provided so that the top surface thereof is at a level lower than that of the uppermost surface of thegate insulating layer 108. With such a structure, thegate electrode 120 a can be precisely formed in the region which is over theoxide semiconductor layer 102 and sandwiched between thesource electrode 104 a and thedrain electrode 104 b, and an increase in parasitic capacitance can be suppressed. Therefore, thetransistor 300 can have desired transistor characteristics as designed. - An example of a manufacturing process of the
transistor 300 inFIG. 7D will be described below with reference toFIGS. 7A to 7D . - First, the
oxide semiconductor layer 102, thesource electrode 104 a, thedrain electrode 104 b, the insulatinglayer 106 a, and the insulatinglayer 106 b are formed by a method similar to the method for manufacturing a semiconductor device, which is illustrated inFIG. 1A . As for details of theoxide semiconductor layer 102, thesource electrode 104 a, thedrain electrode 104 b, the insulatinglayer 106 a, and the insulatinglayer 106 b, description of the above embodiment can be referred to. - Then, the
gate insulating layer 108 is formed and aconductive layer 120 is formed over thegate insulating layer 108 by a method similar to the method for manufacturing a semiconductor device, which is illustrated inFIG. 1B (seeFIG. 7A ). As for details of thegate insulating layer 108 and theconductive layer 120, description of thegate insulating layer 108 and theconductive layer 110 in the above embodiment can be referred to. - Next, the
conductive layer 120 is processed so that at least part of a region of thegate insulating layer 108, which overlaps with thesource electrode 104 a or thedrain electrode 104 b, is exposed. Consequently, thegate electrode 120 a overlapping with at least a region sandwiched between thesource electrode 104 a and thedrain electrode 104 b is formed in a self-aligned manner (seeFIG. 7B ). Here, aconductive layer 120 b is left in formation of thegate electrode 120 a. - The
conductive layer 120 is processed by polishing treatment such as CMP treatment, whereby a region of theconductive layer 120, which overlaps with thesource electrode 104 a or thedrain electrode 104 b, can be removed at an even rate from the top surface thereof. When the removal is performed so that the uppermost surface of thegate insulating layer 108 is exposed (or when a small portion of thegate insulating layer 108 is removed after the uppermost surface of thegate insulating layer 108 is exposed), this operation is stopped. Thus, thegate electrode 120 a and theconductive layer 120 b can be formed so that the uppermost surface of thegate insulating layer 108 is exposed. Conditions of the CMP treatment may be set as appropriate depending on the material of theconductive layer 120. - When a region of the
conductive layer 120, which is sandwiched between thesource electrode 104 a and thedrain electrode 104 b, is sufficiently thick, thegate electrode 120 a may be formed in such a manner that theconductive layer 120 is etched until the uppermost surface of thegate insulating layer 108 is exposed. In that case, the top surface of thegate electrode 120 a is etched and thus has a recessed portion in some cases. Further, inFIG. 7B , a portion corresponding to theconductive layer 120 b is etched at the same time; therefore, theconductive layer 120 b is not formed in some cases. Note that either wet etching or dry etching may be employed for the etching of theconductive layer 120. The etching conditions (e.g., an etching gas or an etching solution, etching time, and temperature) are set as appropriate depending on the material so that theconductive layer 120 can be etched to have a desired shape. In particular, the etching conditions are set so that the etching selectivity of theconductive layer 120 to thegate insulating layer 108 is sufficiently high. - Next, the resist
mask 114 a is formed so as to cover thegate electrode 120 a, and the resistmask 114 b is formed over part of theconductive layer 120 b (seeFIG. 7C ). After that, theconductive layer 120 b is processed using the resistmask 114 a and the resistmask 114 b to form thewiring 120 c (seeFIG. 7D ). - As for details of the resist
mask 114 a and the resistmask 114 b, description of the above embodiment can be referred to. - The
wiring 120 c can be formed by performing etching by a method similar to that of thewiring 110 c which is described in the above embodiment. Thus, thewiring 120 c can be formed utilizing part of theconductive layer 120 b left when thegate electrode 120 a is formed, so that the cost of a semiconductor device can be reduced. - Through the above process, the
transistor 300 can be manufactured in which thegate electrode 120 a overlaps with a region which is over theoxide semiconductor layer 102 and sandwiched between thesource electrode 104 a and thedrain electrode 104 b, while miniaturization thereof is achieved (seeFIG. 7D ). - Note that the method for manufacturing a semiconductor device, which is described in this embodiment, can be combined as appropriate with any of the manufacturing methods of semiconductor devices, which are illustrated in
FIGS. 4A and 4B ,FIGS. 5A and 5B , andFIGS. 6A to 6C . - Even in the case of the transistor miniaturized as described above, by forming the
gate electrode 120 a in a self-aligned manner, thegate electrode 120 a can be formed precisely and easily in the region which is over theoxide semiconductor layer 102 and sandwiched between thesource electrode 104 a and thedrain electrode 104 b. Further, it is possible to prevent thegate electrode 120 a from overlapping with thesource electrode 104 a and thedrain electrode 104 b, which leads to suppression of an increase in parasitic capacitance between thegate electrode 120 a and the source and drainelectrodes - As described above, according to one embodiment of the disclosed invention, a problem due to miniaturization can be solved. As a result, the size of a transistor can be sufficiently reduced. When the size of the transistor is sufficiently reduced, an area occupied by the semiconductor device is also reduced, which leads to an increase in the number of semiconductor devices manufactured from one substrate. Accordingly, the manufacturing cost of the semiconductor device can be reduced. Further, since the semiconductor device is downsized, the semiconductor device which is substantially the same in size with further increased function can be realized. Furthermore, effects of high-speed operation, low power consumption, and the like of a transistor can be obtained in accordance with a reduction in channel length. Thus, miniaturization of a transistor including an oxide semiconductor can be achieved according to one embodiment of the disclosed invention, and various effects accompanied with the miniaturization can be obtained.
- The structures, the methods, and the like described in this embodiment can be combined as appropriate with any of the structures and the methods described in the other embodiments.
- In this embodiment, as an example of a semiconductor device formed by the method for manufacturing a semiconductor device, which is described in the above embodiment, a storage medium (a memory element) will be described. In this embodiment, the transistor including an oxide semiconductor, which is manufactured by the method for manufacturing a semiconductor device, which is described in the forgoing embodiment, and a transistor including a material other than an oxide semiconductor are formed over one substrate.
-
FIGS. 8A to 8C illustrate an example of a structure of a semiconductor device.FIG. 8A illustrates a cross section of the semiconductor device, andFIG. 8B is a plan view of the semiconductor device. Here,FIG. 8A corresponds to a cross section along C1-C2 and D1-D2 inFIG. 8B . In addition,FIG. 8C illustrates an example of a diagram of a circuit using the semiconductor device as a memory element. In the semiconductor device illustrated inFIGS. 8A and 8B , atransistor 500 including a first semiconductor material is provided in a lower portion, and thetransistor 200 described in the above embodiment is provided in an upper portion. Note that thetransistor 200 includes an oxide semiconductor as a second semiconductor material. In this embodiment, the first semiconductor material is a semiconductor material other than an oxide semiconductor. As the semiconductor material other than an oxide semiconductor, for example, silicon, germanium, silicon germanium, silicon carbide, gallium arsenide, or the like can be used, and a single crystal semiconductor is preferably used. Alternatively, an organic semiconductor material or the like may be used. A transistor including such a semiconductor material other than an oxide semiconductor can operate at high speed easily. On the other hand, a transistor including an oxide semiconductor can hold charge for a long time owing to its characteristics. - In this embodiment, an example in which a storage medium includes the
transistor 200 is described; it is needless to say that thetransistor 210, thetransistor 220, thetransistor 230, thetransistor 240, thetransistor 250, thetransistor 300, or the like can be used instead of thetransistor 200. - The
transistor 500 inFIGS. 8A to 8C includes achannel formation region 416 provided in asubstrate 400 including a semiconductor material (e.g., silicon);impurity regions 420 provided so that thechannel formation region 416 is sandwiched therebetween;metal compound regions 424 in contact with theimpurity regions 420; agate insulating layer 408 provided over thechannel formation region 416; and agate electrode 410 provided over thegate insulating layer 408. - As the
substrate 400 including a semiconductor material, a single crystal semiconductor substrate or a polycrystalline semiconductor substrate of silicon, silicon carbide, or the like; a compound semiconductor substrate of silicon germanium or the like; an SOI substrate; or the like can be used. Note that although the term “SOI substrate” generally means a substrate in which a silicon semiconductor film is provided over an insulating surface, the term “SOI substrate” in this specification and the like also includes a substrate in which a semiconductor film including a material other than silicon is provided over an insulating surface. That is, a semiconductor film included in the “SOI substrate” is not limited to a silicon semiconductor film. Moreover, the SOI substrate can be a substrate in which a semiconductor film is provided over an insulating substrate such as a glass substrate with an insulating layer provided therebetween. - An element
isolation insulating layer 406 is provided over thesubstrate 400 so as to surround thetransistor 500. An insulatinglayer 428 and an insulatinglayer 430 are provided so as to cover thetransistor 500. Note that it is desirable that thetransistor 500 be not provided with a sidewall insulating layer as illustrated inFIGS. 8A and 8B to realize higher integration. On the other hand, in the case where the characteristics of thetransistor 500 have priority, sidewall insulating layers may be provided on side surfaces of agate electrode 410, and theimpurity regions 420 including regions with different impurity concentrations may be provided. - The
transistor 500 can be manufactured using silicon, germanium, silicon germanium, silicon carbide, gallium arsenide, or the like. Thetransistor 500 can operate at high speed. Thus, when the transistor is used as a reading transistor, data can be read at high speed. - After the
transistor 500 is formed, for treatment prior to the formation of thetransistor 200 and acapacitor 520, the insulatinglayer 428 and the insulatinglayer 430 are subjected to CMP treatment so that the top surface of thegate electrode 410 is exposed. Although, it is possible to employ etching treatment or the like other than CMP treatment as the treatment for exposing the top surface of thegate electrode 410, it is preferable to planarize the surfaces of the insulatinglayer 428 and the insulatinglayer 430 as much as possible in order to improve characteristics of thetransistor 200. - As described in the above embodiment, the
transistor 200 includes theoxide semiconductor layer 102, thesource electrode 104 a, thedrain electrode 104 b, the insulatinglayer 106 a, the insulatinglayer 106 b, thegate insulating layer 108, and thegate electrode 110 a. As for details, description inEmbodiment 1 can be referred to. A transistor in an upper portion, which is typified by thetransistor 200, can be manufactured by the method described inEmbodiment 1 or 2. - Here, the
source electrode 104 a is provided in contact with thegate electrode 410; thus, thegate electrode 410 of thetransistor 500 and thesource electrode 104 a of thetransistor 200 are connected to each other. - Further, the
wiring 110 c described in the above embodiment is provided over thesource electrode 104 a with thegate insulating layer 108 provided therebetween, whereby thecapacitor 520 can be formed. In the case where a capacitor is not needed, it is possible to employ a structure without thecapacitor 520. - Then, an insulating
layer 151 and an insulatinglayer 152 are formed over thegate insulating layer 108, thegate electrode 110 a, and thewiring 110 c. The insulatinglayer 151 and the insulatinglayer 152 can be formed by a sputtering method, a CVD method, or the like. The insulatinglayer 151 and the insulatinglayer 152 can be formed using a material including an inorganic insulating material such as silicon oxide, silicon oxynitride, silicon nitride, hafnium oxide, aluminum oxide, or gallium oxide. - A
wiring 156 is formed over the insulatinglayer 152. Thewiring 156 is electrically connected to thedrain electrode 104 b through anelectrode 154 formed in an opening formed in the insulatinglayer 106 b, thegate insulating layer 108, the insulatinglayer 151, and the insulatinglayer 152. - The
electrode 154 can be formed in such a manner, for example, that a conductive film is formed in a region including the opening by a PVD method, a CVD method, or the like and then part of the conductive film is removed by etching, CMP, or the like. - The
wiring 156 can be formed in such a manner, for example, that a conductive layer is formed by a PVD method such as a sputtering method, or a CVD method such as a plasma CVD method, and then patterned. Thewiring 156 can be formed using a material and a method similar to those of thesource electrode 104 a and thedrain electrode 104 b. -
FIG. 8C illustrates an example of a diagram of a circuit using the semiconductor device as a memory element. InFIG. 8C , one of a source electrode and drain electrode of thetransistor 200, one electrode of thecapacitor 520, and a gate electrode of thetransistor 500 are electrically connected to one another. A first wiring (a 1st line, also referred to as a source line) is electrically connected to a source electrode of thetransistor 500. A second wiring (a 2nd line, also referred to as a bit line) is electrically connected to a drain electrode of thetransistor 500. A third wiring (a 3rd line, also referred to as a first signal line) is electrically connected to the other of the source electrode and the drain electrode of thetransistor 200. A fourth wiring (a 4th line, also referred to as a second signal line) is electrically connected to a gate electrode of thetransistor 200. A fifth wiring (a 5th line, also referred to as a word line) is electrically connected to the other electrode of thecapacitor 520. - The
transistor 200 including an oxide semiconductor has an extremely low off-state current; therefore, when thetransistor 200 is off, the potential of a node (hereinafter, a node FG) where one of the source electrode and drain electrode of thetransistor 200, one electrode of thecapacitor 520, and the gate electrode of thetransistor 500 are electrically connected to one another can be held for an extremely long time. Provision of thecapacitor 520 facilitates holding of charge given to the node FG and reading of stored data. - When data is stored in the semiconductor device (writing), first, the potential of the fourth wiring is set to a potential at which the
transistor 200 is turned on, whereby thetransistor 200 is turned on. Thus, the potential of the third wiring is supplied to the node FG and a predetermined amount of charge is accumulated in the node FG. Here, charge for supplying either of two different potential levels (hereinafter referred to as a low-level charge and a high-level charge) is given to the node FG. After that, the potential of the fourth wiring is set to a potential at which thetransistor 200 is turned off, whereby thetransistor 200 is turned off. Thus, the node FG comes to be in a floating state and the predetermined amount of charge is held in the node FG. The predetermined amount of charge is thus accumulated and held in the node FG, whereby a memory cell can store data. - Since the off-state current of the
transistor 200 is extremely small, the charge supplied to the node FG is held for a long time. Therefore, power consumption can be considerably reduced because refresh operation becomes unnecessary or the frequency of refresh operation can be extremely low. Moreover, stored data can be stored for a long time even when power is not supplied. - When stored data is read out (in reading data), while a predetermined potential (a fixed potential) is supplied to the first wiring, an appropriate potential (a read-out potential) is supplied to the fifth wiring, whereby the
transistor 500 changes its state depending on the amount of charge held in the node FG. This is because, in general, when thetransistor 500 is an n-channel transistor, an apparent threshold voltage Vth _ H of thetransistor 500 in the case where a high-level charge is held in the node FG is lower than an apparent threshold voltage Vth _ L of thetransistor 500 in the case where a low-level charge is held in the node FG. Here, an apparent threshold voltage refers to the potential of the fifth wiring, which is needed to turn on thetransistor 500. Thus, by setting the potential of the fifth wiring to a potential V0 which is between Vth _ H and Vth _ L, charge held in the node FG can be determined. For example, in the case where a high-level charge is applied in writing, thetransistor 500 is turned on when the potential of the fifth wiring is set to V0 (>Vth _ H). In the case where a low-level charge is given in writing, even when the potential of the fifth wiring is set to V0 (<Vth _ L), thetransistor 500 remains in an off state. In such a manner, by controlling the potential of the fifth wiring and determining whether thetransistor 500 is on or off (reading out the potential of the second wiring), stored data can be read out. - Further, in order to rewrite stored data, a new potential is supplied to the node FG that is holding the predetermined amount of charge given in the above writing, so that charge of the new data is held in the node FG. Specifically, the potential of the fourth wiring is set to a potential at which the
transistor 200 is turned on, whereby thetransistor 200 is turned on. Thus, the potential of the third wiring (a potential of new data) is supplied to the node FG, and the predetermined amount of charge is accumulated in the node FG. After that, the potential of the fourth wiring is set to a potential at which thetransistor 200 is turned off, whereby thetransistor 200 is turned off. Thus, charge of the new data is held in the node FG. In other words, while the predetermined amount of charge given in first writing is held in the node FG, the same operation (second writing) as that in the first writing is performed, whereby the stored data can be overwritten. - The off-state current of the
transistor 200 described in this embodiment can be sufficiently reduced by using theoxide semiconductor layer 102 which has been highly purified to be intrinsic. In addition, theoxide semiconductor layer 102 contains excessive oxygen, whereby variation in the electrical characteristics of thetransistor 200 is suppressed, so that the transistor can be electrically stable. Further, with the use of such a transistor, a highly reliable semiconductor device capable of holding stored data for an extremely long time can be obtained. - Moreover, by forming the
gate electrode 110 a in a self-aligned manner, thegate electrode 110 a can be formed precisely and easily in the region which is over theoxide semiconductor layer 102 and sandwiched between thesource electrode 104 a and thedrain electrode 104 b. Further, it is possible to prevent thegate electrode 110 a from overlapping with thesource electrode 104 a and thedrain electrode 104 b, which leads to suppression of an increase in parasitic capacitance between thegate electrode 110 a and the source and drainelectrodes - As described above, in the case of the semiconductor device described in this embodiment, problems accompanied with miniaturization can be solved. Accordingly, the size of the transistor can be sufficiently reduced and thus the integration degree of the semiconductor device can be sufficiently high.
- In the semiconductor device described in this embodiment, the
transistor 500 and thetransistor 200 overlap with each other; therefore, the integration degree of the semiconductor device can be sufficiently high. - The structures, the methods, and the like described in this embodiment can be combined as appropriate with any of the structures and the methods described in the other embodiments.
- In this embodiment, an example of application of a semiconductor device according to one embodiment of the disclosed invention will be described with reference to
FIGS. 9A and 9B . -
FIGS. 9A and 9B are circuit diagrams of semiconductor devices each including a plurality of semiconductor devices (hereinafter also referred to as memory cells 550) illustrated inFIGS. 8A to 8C .FIG. 9A is a circuit diagram of a so-called NAND semiconductor device in which thememory cells 550 are connected in series, andFIG. 9B is a circuit diagram of a so-called NOR semiconductor device in which thememory cells 550 are connected in parallel. - The semiconductor device in
FIG. 9A includes a source line SL, a bit line BL, a first signal line S1, a plurality of second signal lines S2, a plurality of word lines WL, and the plurality ofmemory cells 550. InFIG. 9A , one source line SL and one bit line BL are provided in the semiconductor device; however, an embodiment of the disclosed invention is not limited to this. A plurality of source lines SL and a plurality of bit lines BL may be provided. - In each of the
memory cells 550, a gate electrode of thetransistor 500, one of a source electrode and a drain electrode of thetransistor 200, and one of electrodes of thecapacitor 520 are electrically connected to one another. The first signal line S1 and the other of the source electrode and the drain electrode of thetransistor 200 are electrically connected to each other, and the second signal line S2 and a gate electrode of thetransistor 200 are electrically connected to each other. The word line WL and the other of the electrodes of thecapacitor 520 are electrically connected to each other. - Further, the source electrode of the
transistor 500 included in thememory cell 550 is electrically connected to the drain electrode of thetransistor 500 in theadjacent memory cell 550. The drain electrode of thetransistor 500 included in thememory cell 550 is electrically connected to the source electrode of thetransistor 500 in theadjacent memory cell 550. Note that the drain electrode of thetransistor 500 included in thememory cell 550 of the plurality of memory cells connected in series, which is provided at one of ends, is electrically connected to the bit line BL. The source electrode of thetransistor 500 included in thememory cell 550 of the plurality of memory cells connected in series, which is provided at the other end, is electrically connected to the source line SL. - In the semiconductor device in
FIG. 9A , writing operation and reading operation are performed in each row. The writing operation is performed as follows. A potential at which thetransistor 200 is turned on is supplied to the second signal line S2 of a row where writing is to be performed, so that thetransistor 200 of the row where writing is to be performed is turned on. Accordingly, a potential of the first signal line S1 is supplied to the gate electrode of thetransistor 500 of the specified row, so that predetermined charge is given to the gate electrode. Thus, data can be written to the memory cell of the specified row. - Further, the reading operation is performed as follows. First, a potential at which the
transistor 500 is turned on regardless of charge given to the gate electrode thereof is supplied to the word lines WL of the rows other than the row where reading is to be performed, so that thetransistors 500 of the rows other than the row where reading is to be performed are turned on. Then, a potential (reading potential) at which an on state or an off state of thetransistor 500 is determined depending on charge in the gate electrode of thetransistor 500 is supplied to the word line WL of the row where reading is to be performed. After that, a constant potential is supplied to the source line SL so that a reading circuit (not illustrated) connected to the bit line BL is operated. Here, the plurality oftransistors 500 between the source line SL and the bit line BL are on except thetransistors 500 of the row where reading is to be performed; therefore, conductance between the source line SL and the bit line BL is determined by a state (an on state or an off state) of thetransistors 500 of the row where reading is to be performed. The conductance of thetransistors 500 on which reading is performed depends on charge in the gate electrodes thereof. Thus, a potential of the bit line BL varies accordingly. By reading the potential of the bit line BL with the reading circuit, data can be read from the memory cells of the specified row. - The semiconductor device in
FIG. 9B includes a plurality of source lines SL, a plurality of bit lines BL, a plurality of first signal lines S1, a plurality of second signal lines S2, a plurality of word lines WL, and a plurality of thememory cells 550. A gate electrode of thetransistor 500, one of a source electrode and a drain electrode of thetransistor 200, and one of electrodes of thecapacitor 520 are electrically connected to one another. The source line SL and a source electrode of thetransistor 500 are electrically connected to each other. The bit line BL and a drain electrode of thetransistor 500 are electrically connected to each other. The first signal line S1 and the other of the source electrode and the drain electrode of thetransistor 200 are electrically connected to each other, and the second signal line S2 and a gate electrode of thetransistor 200 are electrically connected to each other. The word line WL and the other of the electrodes of thecapacitor 520 are electrically connected to each other. - In the semiconductor device in
FIG. 9B , writing operation and reading operation are performed in each row. The writing operation is performed in a manner similar to that of the semiconductor device inFIG. 9A . The reading operation is performed as follows. First, a potential at which thetransistor 500 is turned off regardless of charge given to the gate electrode thereof is supplied to the word lines WL of the rows other than the row where reading is to be performed, so that thetransistors 500 of the rows other than the row where reading is to be performed are turned off. Then, a potential (reading potential) at which an on state or an off state of thetransistor 500 is determined depending on charge in the gate electrode thereof is supplied to the word line WL of the row where reading is to be performed. After that, a constant potential is supplied to the source lines SL so that a reading circuit (not illustrated) connected to the bit lines BL is operated. Here, conductance between the source lines SL and the bit lines BL is determined by a state (an on state or an off state) of thetransistors 500 of the row where reading is to be performed. That is, a potential of the bit lines BL depends on charge in the gate electrodes of thetransistors 500 of the row where reading is to be performed. By reading a potential of the bit lines BL with the reading circuit, data can be read from the memory cells of the specified row. - Although the amount of data which can be stored in each of the
memory cells 550 is one bit in the above description, the structure of the storage device of this embodiment is not limited to this. The amount of data which is stored in each of thememory cells 550 may be increased by preparing three or more potentials to be supplied to the gate electrode of thetransistor 500. For example, in the case where the number of potentials to be supplied to the gate electrode of thetransistor 500 is four, data of two bits can be stored in each of the memory cells. - The structures, the methods, and the like described in this embodiment can be combined as appropriate with any of the structures and the methods described in the other embodiments.
- In this embodiment, application of any of the semiconductor devices described in the above embodiments to an electronic device will be described with reference to
FIGS. 10A to 10F . In this embodiment, the case where the semiconductor device described in the above embodiment is applied to an electronic device such as a computer, a mobile phone handset (also referred to as a mobile telephone or a mobile telephone device), a portable information terminal (including a portable game console, an audio player, and the like), a camera such as a digital camera or a digital video camera, an electronic paper, or a television device (also referred to as a television or a television receiver) will be described. -
FIG. 10A illustrates a laptop personal computer which includes ahousing 601, ahousing 602, adisplay portion 603, akeyboard 604, and the like. The miniaturized semiconductor devices described in any of the above embodiments are provided in thehousing 601 and thehousing 602. Therefore, the laptop personal computer can have characteristics of being small, high-speed operation, and low power consumption. -
FIG. 10B illustrates a personal digital assistant (PDA) which includes amain body 611 provided with adisplay portion 613, anexternal interface 615,operation buttons 614, and the like. In addition, astylus 612 or the like for operation of the personal digital assistant is provided. The miniaturized semiconductor device described in any of the above embodiments is provided in themain body 611. Therefore, the personal digital assistant can have characteristics of being small, high-speed operation, and low power consumption. -
FIG. 10C illustrates ane-book reader 620 including electronic paper. Thee-book reader 620 includes two housings, ahousing 621 and ahousing 623. Thehousing 621 and thehousing 623 are respectively provided with adisplay portion 625 and adisplay portion 627. Thehousing 621 is combined with thehousing 623 by ahinge 637, so that theelectronic book reader 620 can be opened and closed using thehinge 637 as an axis. Thehousing 621 is provided with apower button 631,operation keys 633, aspeaker 635, and the like. At least one of thehousing 621 and thehousing 623 is provided with the miniaturized semiconductor device described in any of the above embodiments. Therefore, the electronic book reader can have characteristics of being small, high-speed operation, and low power consumption. -
FIG. 10D illustrates a mobile phone handset which includes two housings, ahousing 640 and ahousing 641. Further, thehousings FIG. 10D can overlap with each other by sliding; thus, the size of the mobile phone handset can be reduced, which makes the mobile phone handset suitable for being carried. Thehousing 641 includes adisplay panel 642, aspeaker 643, amicrophone 644, apointing device 646, acamera lens 647, anexternal connection terminal 648, and the like. Thehousing 640 includes asolar cell 649 for charging the mobile phone handset, anexternal memory slot 650, and the like. Thedisplay panel 642 has a touch-screen function. A plurality ofoperation keys 645 which are displayed as images are indicated by dashed lines inFIG. 10D . In addition, an antenna is incorporated in thehousing 641. At least one of thehousing 640 and thehousing 641 is provided with the miniaturized semiconductor device described in any of the above embodiments. Therefore, the mobile phone handset can have characteristics of being small, high-speed operation, and low power consumption. -
FIG. 10E illustrates a digital camera which includes amain body 661, adisplay portion 667, aneyepiece portion 663, anoperation switch 664, adisplay portion 665, abattery 666, and the like. The miniaturized semiconductor device described in any of the above embodiments is provided in themain body 661. Therefore, the digital camera can have characteristics of being small, high-speed operation, and low power consumption. -
FIG. 10F illustrates atelevision set 670 which includes ahousing 671, adisplay portion 673, astand 675, and the like. Thetelevision set 670 can be operated with an operation switch of thehousing 671 or aremote controller 680. The miniaturized semiconductor device described in any of the above embodiments is provided in thehousing 671 and theremote controller 680. Therefore, the television device can have characteristics of being small, high-speed operation, and low power consumption. - Thus, any of the semiconductor devices according to the above embodiments is provided in the electronic devices described in this embodiment. Therefore, the electronic devices can have characteristics of being small, high-speed operation, and low power consumption.
- 100: substrate, 102: oxide semiconductor layer, 102 a: first crystalline oxide semiconductor layer, 102 b: second crystalline oxide semiconductor layer, 104 a: source electrode, 104 b: drain electrode, 106 a: insulating layer, 106 b: insulating layer, 108: gate insulating layer, 110: conductive layer, 110 a: gate electrode, 110 b: conductive layer, 110 c: wiring, 112: insulating film, 112 a: insulating film, 114 a: resist mask, 114 b: resist mask, 116: insulating film, 116 a: insulating film, 120: conductive layer, 120 a: gate electrode, 120 b: conductive layer, 120 c: wiring, 151: insulating layer, 152: insulating layer, 154: electrode, 156: wiring, 200: transistor, 210: transistor, 220: transistor, 230: transistor, 240: transistor, 250: transistor, 300: transistor, 400: substrate, 406: element isolation insulating layer, 408: gate insulating layer, 410: gate electrode, 416: channel formation region, 420: impurity region, 424: metal compound region, 428: insulating layer, 430: insulating layer, 500: transistor, 510: transistor, 520: capacitor, 550: memory cell, 601: housing, 602: housing, 603: display portion, 604: keyboard, 611: main body, 612: stylus, 613: display portion, 614: operation button, 615: external interface, 620: e-book reader, 621: housing, 623: housing, 625: display portion, 627: display portion, 631: power button, 633: operation key, 635: speaker, 637: hinge, 640: housing, 641: housing, 642: display panel, 643: speaker, 644: microphone, 645: operation key, 646: pointing device, 647: camera lens, 648: external connection terminal, 649: solar cell, 650: external memory slot, 661: main body, 663: eyepiece portion, 664: operation switch, 665: display portion, 666: battery, 667: display portion, 670: television set, 671: housing, 673: display portion, 675: stand, 680: remote controller
- This application is based on Japanese Patent Application serial no. 2010-171597 filed with the Japan Patent Office on Jul. 30, 2010, the entire contents of which are hereby incorporated by reference.
Claims (22)
1. (canceled)
2. A semiconductor device comprising:
an oxide semiconductor layer;
a source electrode and a drain electrode on the oxide semiconductor layer;
a first insulating layer on the source electrode;
a second insulating layer on the drain electrode;
a gate insulating layer over the first insulating layer and the second insulating layer, wherein the gate insulating layer covers a portion of the oxide semiconductor layer between the source electrode and the drain electrode; and
a gate electrode over the oxide semiconductor layer with the gate insulating layer therebetween,
wherein an inner side edge of the first insulating layer is coextensive with an inner side edge of the source electrode, and
wherein an inner side edge of the second insulating layer is coextensive with an inner side edge of the drain electrode.
3. The semiconductor device according to claim 2 , wherein a distance between the source electrode and the drain electrode is at least 10 nm.
4. The semiconductor device according to claim 2 , wherein the oxide semiconductor layer comprises indium, gallium and zinc.
5. The semiconductor device according to claim 2 , wherein the gate insulating layer is direct contact with the portion of the oxide semiconductor layer.
6. The semiconductor device according to claim 2 , wherein the gate insulating layer is direct contact with the first insulating layer and the second insulating layer.
7. A semiconductor device comprising:
an oxide semiconductor layer;
a source electrode and a drain electrode on the oxide semiconductor layer, each of the source electrode and the drain electrode comprising a metal nitride;
a first insulating layer on the source electrode;
a second insulating layer on the drain electrode, wherein each of the first insulating layer and the second insulating layer comprises an oxide;
a gate insulating layer over the first insulating layer and the second insulating layer, wherein the gate insulating layer covers a portion of the oxide semiconductor layer between the source electrode and the drain electrode; and
a gate electrode over the oxide semiconductor layer with the gate insulating layer therebetween.
8. The semiconductor device according to claim 7 ,
wherein an inner side edge of the first insulating layer is coextensive with an inner side edge of the source electrode, and
wherein an inner side edge of the second insulating layer is coextensive with an inner side edge of the drain electrode.
9. The semiconductor device according to claim 7 , wherein a distance between the source electrode and the drain electrode is at least 10 nm.
10. The semiconductor device according to claim 7 , wherein the oxide semiconductor layer comprises indium, gallium and zinc.
11. The semiconductor device according to claim 7 , wherein the gate insulating layer is direct contact with the portion of the oxide semiconductor layer.
12. The semiconductor device according to claim 7 , wherein the gate insulating layer is direct contact with the first insulating layer and the second insulating layer.
13. The semiconductor device according to claim 7 , wherein the metal nitride is titanium nitride.
14. A semiconductor device comprising:
an oxide semiconductor layer;
a source electrode and a drain electrode on the oxide semiconductor layer;
a first insulating layer on the source electrode;
a second insulating layer on the drain electrode;
a gate insulating layer over the first insulating layer and the second insulating layer, wherein the gate insulating layer covers a portion of the oxide semiconductor layer between the source electrode and the drain electrode;
a gate electrode over the oxide semiconductor layer with the gate insulating layer therebetween; and
a third insulating layer over the gate electrode,
wherein the third insulating layer is contact with the gate insulating layer.
15. The semiconductor device according to claim 14 ,
wherein an inner side edge of the first insulating layer is coextensive with an inner side edge of the source electrode, and
wherein an inner side edge of the second insulating layer is coextensive with an inner side edge of the drain electrode.
16. The semiconductor device according to claim 14 , wherein a distance between the source electrode and the drain electrode is at least 10 nm.
17. The semiconductor device according to claim 14 , wherein the oxide semiconductor layer comprises indium, gallium and zinc.
18. The semiconductor device according to claim 14 , wherein the gate insulating layer is direct contact with the portion of the oxide semiconductor layer.
19. The semiconductor device according to claim 14 , wherein the gate insulating layer is direct contact with the first insulating layer and the second insulating layer.
20. The semiconductor device according to claim 14 , wherein the metal nitride is titanium nitride.
21. The semiconductor device according to claim 14 , wherein the third insulating layer comprises aluminum oxide.
22. The semiconductor device according to claim 14 , wherein each of the source electrode and the drain electrode comprises a metal nitride.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/417,471 US20170236848A1 (en) | 2010-07-30 | 2017-01-27 | Semicondcutor device and manufacturing method thereof |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010-171597 | 2010-07-30 | ||
JP2010171597 | 2010-07-30 | ||
US13/192,161 US9559211B2 (en) | 2010-07-30 | 2011-07-27 | Semiconductor device and manufacturing method thereof |
US15/417,471 US20170236848A1 (en) | 2010-07-30 | 2017-01-27 | Semicondcutor device and manufacturing method thereof |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/192,161 Continuation US9559211B2 (en) | 2010-07-30 | 2011-07-27 | Semiconductor device and manufacturing method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170236848A1 true US20170236848A1 (en) | 2017-08-17 |
Family
ID=45525803
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/192,161 Active 2032-03-09 US9559211B2 (en) | 2010-07-30 | 2011-07-27 | Semiconductor device and manufacturing method thereof |
US15/417,471 Abandoned US20170236848A1 (en) | 2010-07-30 | 2017-01-27 | Semicondcutor device and manufacturing method thereof |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/192,161 Active 2032-03-09 US9559211B2 (en) | 2010-07-30 | 2011-07-27 | Semiconductor device and manufacturing method thereof |
Country Status (4)
Country | Link |
---|---|
US (2) | US9559211B2 (en) |
JP (2) | JP5864044B2 (en) |
TW (3) | TWI541855B (en) |
WO (1) | WO2012014786A1 (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9991395B2 (en) | 2013-03-14 | 2018-06-05 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10164120B2 (en) | 2015-05-28 | 2018-12-25 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US10186614B2 (en) | 2015-02-06 | 2019-01-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10304961B2 (en) | 2014-01-28 | 2019-05-28 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US11107929B2 (en) | 2018-12-21 | 2021-08-31 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US11183516B2 (en) | 2015-02-20 | 2021-11-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US11189736B2 (en) | 2015-07-24 | 2021-11-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US11640974B2 (en) | 2020-06-30 | 2023-05-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory array isolation structures |
US11695073B2 (en) | 2020-05-29 | 2023-07-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory array gate structures |
US11710790B2 (en) | 2020-05-29 | 2023-07-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory array channel regions |
US11729987B2 (en) | 2020-06-30 | 2023-08-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory array source/drain electrode structures |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105655340B (en) | 2009-12-18 | 2020-01-21 | 株式会社半导体能源研究所 | Semiconductor device with a plurality of semiconductor chips |
US8704230B2 (en) | 2010-08-26 | 2014-04-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US8664097B2 (en) | 2010-09-13 | 2014-03-04 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of semiconductor device |
FR2972294B1 (en) * | 2011-03-02 | 2013-04-26 | Commissariat Energie Atomique | SELECTIVE CHEMICAL ETCHING PROCESS |
US9048323B2 (en) | 2012-04-30 | 2015-06-02 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US9704886B2 (en) | 2013-05-16 | 2017-07-11 | Semiconductor Energy Laboratory Co., Ltd. | Signal processing device |
SG11201606536XA (en) * | 2014-03-18 | 2016-09-29 | Semiconductor Energy Lab Co Ltd | Semiconductor device and manufacturing method thereof |
KR102332469B1 (en) * | 2014-03-28 | 2021-11-30 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Transistor and semiconductor device |
KR102513878B1 (en) | 2014-09-19 | 2023-03-24 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Method for manufacturing semiconductor device |
US9954112B2 (en) * | 2015-01-26 | 2018-04-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9812587B2 (en) | 2015-01-26 | 2017-11-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9660100B2 (en) * | 2015-02-06 | 2017-05-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
JP6674269B2 (en) * | 2015-02-09 | 2020-04-01 | 株式会社半導体エネルギー研究所 | Semiconductor device and method for manufacturing semiconductor device |
JP2016154225A (en) | 2015-02-12 | 2016-08-25 | 株式会社半導体エネルギー研究所 | Semiconductor device and manufacturing method of the same |
US9991394B2 (en) | 2015-02-20 | 2018-06-05 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and fabrication method thereof |
US9653613B2 (en) * | 2015-02-27 | 2017-05-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
TWI718125B (en) | 2015-03-03 | 2021-02-11 | 日商半導體能源研究所股份有限公司 | Semiconductor device and manufacturing method thereof |
JP6681117B2 (en) * | 2015-03-13 | 2020-04-15 | 株式会社半導体エネルギー研究所 | Semiconductor device |
US9882061B2 (en) | 2015-03-17 | 2018-01-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
JP6736321B2 (en) | 2015-03-27 | 2020-08-05 | 株式会社半導体エネルギー研究所 | Method of manufacturing semiconductor device |
TW202316486A (en) | 2015-03-30 | 2023-04-16 | 日商半導體能源研究所股份有限公司 | Method for manufacturing semiconductor device |
US10460984B2 (en) | 2015-04-15 | 2019-10-29 | Semiconductor Energy Laboratory Co., Ltd. | Method for fabricating electrode and semiconductor device |
US10192995B2 (en) * | 2015-04-28 | 2019-01-29 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
TWI693719B (en) * | 2015-05-11 | 2020-05-11 | 日商半導體能源研究所股份有限公司 | Manufacturing method of semiconductor device |
US9917209B2 (en) * | 2015-07-03 | 2018-03-13 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of semiconductor device including step of forming trench over semiconductor |
WO2017006207A1 (en) * | 2015-07-08 | 2017-01-12 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9825177B2 (en) | 2015-07-30 | 2017-11-21 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of a semiconductor device using multiple etching mask |
JP6850096B2 (en) * | 2015-09-24 | 2021-03-31 | 株式会社半導体エネルギー研究所 | Manufacturing method of semiconductor devices and manufacturing method of electronic devices |
SG10201608814YA (en) | 2015-10-29 | 2017-05-30 | Semiconductor Energy Lab Co Ltd | Semiconductor device and method for manufacturing the semiconductor device |
WO2017103731A1 (en) | 2015-12-18 | 2017-06-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and display device including the same |
US9954003B2 (en) * | 2016-02-17 | 2018-04-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and electronic device |
JP6852296B2 (en) * | 2016-07-19 | 2021-03-31 | 株式会社リコー | Manufacturing method of field effect transistor |
GB2554362B (en) * | 2016-09-21 | 2020-11-11 | Pragmatic Printing Ltd | Transistor and its method of manufacture |
US10978563B2 (en) | 2018-12-21 | 2021-04-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device |
DE102021101243A1 (en) * | 2020-05-29 | 2021-12-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | MEMORY BLOCK CHANNEL REGIONS |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090031504A1 (en) * | 2005-03-15 | 2009-02-05 | Frank-Peter Lang | Method for Chemically Cleaning Textile Material |
US20100005192A1 (en) * | 2003-09-25 | 2010-01-07 | Roy-G-Biv Corporation | Data Routing Systems and Methods |
US20100016386A1 (en) * | 2006-08-31 | 2010-01-21 | David Vocadlo | Selective glycosidase inhibitors and uses thereof |
US20100011707A1 (en) * | 2005-08-11 | 2010-01-21 | Hosokawa Yoko Co., Ltd. | Packaging bag |
US20100102313A1 (en) * | 2008-10-24 | 2010-04-29 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
Family Cites Families (122)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0620136B2 (en) * | 1984-02-23 | 1994-03-16 | 日本電気株式会社 | Thin film transistor element and manufacturing method thereof |
JPS60198861A (en) | 1984-03-23 | 1985-10-08 | Fujitsu Ltd | Thin film transistor |
JPH0244256B2 (en) | 1987-01-28 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN2O5DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH0244260B2 (en) | 1987-02-24 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN5O8DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPS63210023A (en) | 1987-02-24 | 1988-08-31 | Natl Inst For Res In Inorg Mater | Compound having laminar structure of hexagonal crystal system expressed by ingazn4o7 and its production |
JPH0244258B2 (en) | 1987-02-24 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN3O6DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH0244262B2 (en) | 1987-02-27 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN6O9DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH0244263B2 (en) | 1987-04-22 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN7O10DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH01225363A (en) * | 1988-03-04 | 1989-09-08 | Nec Corp | Thin-film transistor and its manufacture |
JPH02211635A (en) * | 1989-02-13 | 1990-08-22 | Seiko Epson Corp | Manufacture of field-effect transistor |
JPH03233938A (en) | 1990-02-09 | 1991-10-17 | Casio Comput Co Ltd | Manufacture of thin-film transistor |
JPH03266469A (en) * | 1990-03-16 | 1991-11-27 | Fujitsu Ltd | Manufacture of semiconductor device |
JPH05251705A (en) | 1992-03-04 | 1993-09-28 | Fuji Xerox Co Ltd | Thin-film transistor |
JPH0878697A (en) * | 1994-09-06 | 1996-03-22 | Casio Comput Co Ltd | Thin film transistor and method of manufacturing the same |
JP3479375B2 (en) | 1995-03-27 | 2003-12-15 | 科学技術振興事業団 | Metal oxide semiconductor device in which a pn junction is formed with a thin film transistor made of a metal oxide semiconductor such as cuprous oxide, and methods for manufacturing the same |
KR100394896B1 (en) | 1995-08-03 | 2003-11-28 | 코닌클리케 필립스 일렉트로닉스 엔.브이. | A semiconductor device including a transparent switching element |
JP3625598B2 (en) | 1995-12-30 | 2005-03-02 | 三星電子株式会社 | Manufacturing method of liquid crystal display device |
JP4170454B2 (en) | 1998-07-24 | 2008-10-22 | Hoya株式会社 | Article having transparent conductive oxide thin film and method for producing the same |
JP2000150861A (en) | 1998-11-16 | 2000-05-30 | Tdk Corp | Oxide thin film |
JP3276930B2 (en) | 1998-11-17 | 2002-04-22 | 科学技術振興事業団 | Transistor and semiconductor device |
TW460731B (en) | 1999-09-03 | 2001-10-21 | Ind Tech Res Inst | Electrode structure and production method of wide viewing angle LCD |
GB9929615D0 (en) * | 1999-12-15 | 2000-02-09 | Koninkl Philips Electronics Nv | Method of manufacturing an active matrix device |
JP4089858B2 (en) | 2000-09-01 | 2008-05-28 | 国立大学法人東北大学 | Semiconductor device |
KR20020038482A (en) | 2000-11-15 | 2002-05-23 | 모리시타 요이찌 | Thin film transistor array, method for producing the same, and display panel using the same |
JP3997731B2 (en) | 2001-03-19 | 2007-10-24 | 富士ゼロックス株式会社 | Method for forming a crystalline semiconductor thin film on a substrate |
JP2002289859A (en) | 2001-03-23 | 2002-10-04 | Minolta Co Ltd | Thin-film transistor |
JP3925839B2 (en) | 2001-09-10 | 2007-06-06 | シャープ株式会社 | Semiconductor memory device and test method thereof |
JP4090716B2 (en) | 2001-09-10 | 2008-05-28 | 雅司 川崎 | Thin film transistor and matrix display device |
EP1443130B1 (en) | 2001-11-05 | 2011-09-28 | Japan Science and Technology Agency | Natural superlattice homologous single crystal thin film, method for preparation thereof, and device using said single crystal thin film |
JP4164562B2 (en) | 2002-09-11 | 2008-10-15 | 独立行政法人科学技術振興機構 | Transparent thin film field effect transistor using homologous thin film as active layer |
JP4083486B2 (en) | 2002-02-21 | 2008-04-30 | 独立行政法人科学技術振興機構 | Method for producing LnCuO (S, Se, Te) single crystal thin film |
CN1445821A (en) | 2002-03-15 | 2003-10-01 | 三洋电机株式会社 | Forming method of ZnO film and ZnO semiconductor layer, semiconductor element and manufacturing method thereof |
US6891227B2 (en) | 2002-03-20 | 2005-05-10 | International Business Machines Corporation | Self-aligned nanotube field effect transistor and method of fabricating same |
JP3933591B2 (en) | 2002-03-26 | 2007-06-20 | 淳二 城戸 | Organic electroluminescent device |
US7190008B2 (en) * | 2002-04-24 | 2007-03-13 | E Ink Corporation | Electro-optic displays, and components for use therein |
US7339187B2 (en) | 2002-05-21 | 2008-03-04 | State Of Oregon Acting By And Through The Oregon State Board Of Higher Education On Behalf Of Oregon State University | Transistor structures |
JP2004022625A (en) | 2002-06-13 | 2004-01-22 | Murata Mfg Co Ltd | Manufacturing method of semiconductor device and its manufacturing method |
US7105868B2 (en) | 2002-06-24 | 2006-09-12 | Cermet, Inc. | High-electron mobility transistor with zinc oxide |
US7067843B2 (en) | 2002-10-11 | 2006-06-27 | E. I. Du Pont De Nemours And Company | Transparent oxide semiconductor thin film transistors |
JP4166105B2 (en) | 2003-03-06 | 2008-10-15 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
JP2004273732A (en) | 2003-03-07 | 2004-09-30 | Sharp Corp | Active matrix substrate and its producing process |
JP4108633B2 (en) | 2003-06-20 | 2008-06-25 | シャープ株式会社 | THIN FILM TRANSISTOR, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE |
US7262463B2 (en) | 2003-07-25 | 2007-08-28 | Hewlett-Packard Development Company, L.P. | Transistor including a deposited channel region having a doped portion |
EP2413366B1 (en) | 2004-03-12 | 2017-01-11 | Japan Science And Technology Agency | A switching element of LCDs or organic EL displays |
US7297977B2 (en) | 2004-03-12 | 2007-11-20 | Hewlett-Packard Development Company, L.P. | Semiconductor device |
US7145174B2 (en) | 2004-03-12 | 2006-12-05 | Hewlett-Packard Development Company, Lp. | Semiconductor device |
US7282782B2 (en) | 2004-03-12 | 2007-10-16 | Hewlett-Packard Development Company, L.P. | Combined binary oxide semiconductor device |
US7211825B2 (en) * | 2004-06-14 | 2007-05-01 | Yi-Chi Shih | Indium oxide-based thin film transistors and circuits |
JP2006100760A (en) | 2004-09-02 | 2006-04-13 | Casio Comput Co Ltd | Thin-film transistor and its manufacturing method |
US7285501B2 (en) | 2004-09-17 | 2007-10-23 | Hewlett-Packard Development Company, L.P. | Method of forming a solution processed device |
US7298084B2 (en) | 2004-11-02 | 2007-11-20 | 3M Innovative Properties Company | Methods and displays utilizing integrated zinc oxide row and column drivers in conjunction with organic light emitting diodes |
CN101057338B (en) | 2004-11-10 | 2011-03-16 | 佳能株式会社 | Field effect transistor employing an amorphous oxide |
US7863611B2 (en) | 2004-11-10 | 2011-01-04 | Canon Kabushiki Kaisha | Integrated circuits utilizing amorphous oxides |
JP5118810B2 (en) * | 2004-11-10 | 2013-01-16 | キヤノン株式会社 | Field effect transistor |
US7829444B2 (en) | 2004-11-10 | 2010-11-09 | Canon Kabushiki Kaisha | Field effect transistor manufacturing method |
KR100953596B1 (en) | 2004-11-10 | 2010-04-21 | 캐논 가부시끼가이샤 | Light-emitting device |
US7453065B2 (en) | 2004-11-10 | 2008-11-18 | Canon Kabushiki Kaisha | Sensor and image pickup device |
CN101057339B (en) | 2004-11-10 | 2012-12-26 | 佳能株式会社 | Amorphous oxide and field effect transistor |
US7791072B2 (en) | 2004-11-10 | 2010-09-07 | Canon Kabushiki Kaisha | Display |
US7579224B2 (en) | 2005-01-21 | 2009-08-25 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing a thin film semiconductor device |
TWI472037B (en) | 2005-01-28 | 2015-02-01 | Semiconductor Energy Lab | Semiconductor device, electronic device, and method of manufacturing semiconductor device |
TWI569441B (en) | 2005-01-28 | 2017-02-01 | 半導體能源研究所股份有限公司 | Semiconductor device, electronic device, and method of manufacturing semiconductor device |
US7858451B2 (en) | 2005-02-03 | 2010-12-28 | Semiconductor Energy Laboratory Co., Ltd. | Electronic device, semiconductor device and manufacturing method thereof |
US7948171B2 (en) | 2005-02-18 | 2011-05-24 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US20060197092A1 (en) | 2005-03-03 | 2006-09-07 | Randy Hoffman | System and method for forming conductive material on a substrate |
US8681077B2 (en) | 2005-03-18 | 2014-03-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device, driving method and electronic apparatus thereof |
WO2006105077A2 (en) | 2005-03-28 | 2006-10-05 | Massachusetts Institute Of Technology | Low voltage thin film transistor with high-k dielectric material |
US7645478B2 (en) | 2005-03-31 | 2010-01-12 | 3M Innovative Properties Company | Methods of making displays |
US8300031B2 (en) | 2005-04-20 | 2012-10-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device comprising transistor having gate and drain connected through a current-voltage conversion element |
JP2006344849A (en) | 2005-06-10 | 2006-12-21 | Casio Comput Co Ltd | Thin film transistor |
US7691666B2 (en) | 2005-06-16 | 2010-04-06 | Eastman Kodak Company | Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby |
US7402506B2 (en) | 2005-06-16 | 2008-07-22 | Eastman Kodak Company | Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby |
US7507618B2 (en) | 2005-06-27 | 2009-03-24 | 3M Innovative Properties Company | Method for making electronic devices using metal oxide nanoparticles |
KR100711890B1 (en) | 2005-07-28 | 2007-04-25 | 삼성에스디아이 주식회사 | Organic Light Emitting Display and Fabrication Method for the same |
JP2007059128A (en) | 2005-08-23 | 2007-03-08 | Canon Inc | Organic electroluminescent display device and manufacturing method thereof |
JP5116225B2 (en) | 2005-09-06 | 2013-01-09 | キヤノン株式会社 | Manufacturing method of oxide semiconductor device |
JP4280736B2 (en) | 2005-09-06 | 2009-06-17 | キヤノン株式会社 | Semiconductor element |
JP4850457B2 (en) | 2005-09-06 | 2012-01-11 | キヤノン株式会社 | Thin film transistor and thin film diode |
JP2007073705A (en) | 2005-09-06 | 2007-03-22 | Canon Inc | Oxide-semiconductor channel film transistor and its method of manufacturing same |
EP3614442A3 (en) | 2005-09-29 | 2020-03-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having oxide semiconductor layer and manufactoring method thereof |
JP5037808B2 (en) | 2005-10-20 | 2012-10-03 | キヤノン株式会社 | Field effect transistor using amorphous oxide, and display device using the transistor |
KR20090115222A (en) | 2005-11-15 | 2009-11-04 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Manufacturing method of semiconductor device |
TWI292281B (en) | 2005-12-29 | 2008-01-01 | Ind Tech Res Inst | Pixel structure of active organic light emitting diode and method of fabricating the same |
US7867636B2 (en) | 2006-01-11 | 2011-01-11 | Murata Manufacturing Co., Ltd. | Transparent conductive film and method for manufacturing the same |
JP4977478B2 (en) | 2006-01-21 | 2012-07-18 | 三星電子株式会社 | ZnO film and method of manufacturing TFT using the same |
US7576394B2 (en) | 2006-02-02 | 2009-08-18 | Kochi Industrial Promotion Center | Thin film transistor including low resistance conductive thin films and manufacturing method thereof |
US7977169B2 (en) | 2006-02-15 | 2011-07-12 | Kochi Industrial Promotion Center | Semiconductor device including active layer made of zinc oxide with controlled orientations and manufacturing method thereof |
KR20070101595A (en) | 2006-04-11 | 2007-10-17 | 삼성전자주식회사 | Zno thin film transistor |
US20070252928A1 (en) | 2006-04-28 | 2007-11-01 | Toppan Printing Co., Ltd. | Structure, transmission type liquid crystal display, reflection type display and manufacturing method thereof |
JP5028033B2 (en) | 2006-06-13 | 2012-09-19 | キヤノン株式会社 | Oxide semiconductor film dry etching method |
JP4609797B2 (en) | 2006-08-09 | 2011-01-12 | Nec液晶テクノロジー株式会社 | Thin film device and manufacturing method thereof |
JP4999400B2 (en) | 2006-08-09 | 2012-08-15 | キヤノン株式会社 | Oxide semiconductor film dry etching method |
JP4332545B2 (en) | 2006-09-15 | 2009-09-16 | キヤノン株式会社 | Field effect transistor and manufacturing method thereof |
JP4274219B2 (en) | 2006-09-27 | 2009-06-03 | セイコーエプソン株式会社 | Electronic devices, organic electroluminescence devices, organic thin film semiconductor devices |
JP5164357B2 (en) | 2006-09-27 | 2013-03-21 | キヤノン株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US7622371B2 (en) | 2006-10-10 | 2009-11-24 | Hewlett-Packard Development Company, L.P. | Fused nanocrystal thin film semiconductor and method |
US7772021B2 (en) | 2006-11-29 | 2010-08-10 | Samsung Electronics Co., Ltd. | Flat panel displays comprising a thin-film transistor having a semiconductive oxide in its channel and methods of fabricating the same for use in flat panel displays |
JP2008140684A (en) | 2006-12-04 | 2008-06-19 | Toppan Printing Co Ltd | Color el display, and its manufacturing method |
KR101303578B1 (en) | 2007-01-05 | 2013-09-09 | 삼성전자주식회사 | Etching method of thin film |
US8207063B2 (en) | 2007-01-26 | 2012-06-26 | Eastman Kodak Company | Process for atomic layer deposition |
JP5337347B2 (en) * | 2007-02-28 | 2013-11-06 | 株式会社半導体エネルギー研究所 | Semiconductor device and manufacturing method of semiconductor device |
KR100851215B1 (en) | 2007-03-14 | 2008-08-07 | 삼성에스디아이 주식회사 | Thin film transistor and organic light-emitting dislplay device having the thin film transistor |
GB2448174B (en) * | 2007-04-04 | 2009-12-09 | Cambridge Display Tech Ltd | Organic thin film transistors |
US7795613B2 (en) | 2007-04-17 | 2010-09-14 | Toppan Printing Co., Ltd. | Structure with transistor |
KR101325053B1 (en) | 2007-04-18 | 2013-11-05 | 삼성디스플레이 주식회사 | Thin film transistor substrate and manufacturing method thereof |
KR20080094300A (en) | 2007-04-19 | 2008-10-23 | 삼성전자주식회사 | Thin film transistor and method of manufacturing the same and flat panel display comprising the same |
KR101334181B1 (en) | 2007-04-20 | 2013-11-28 | 삼성전자주식회사 | Thin Film Transistor having selectively crystallized channel layer and method of manufacturing the same |
CN101663762B (en) | 2007-04-25 | 2011-09-21 | 佳能株式会社 | Oxynitride semiconductor |
KR101345376B1 (en) | 2007-05-29 | 2013-12-24 | 삼성전자주식회사 | Fabrication method of ZnO family Thin film transistor |
JP5215158B2 (en) | 2007-12-17 | 2013-06-19 | 富士フイルム株式会社 | Inorganic crystalline alignment film, method for manufacturing the same, and semiconductor device |
JP2009231664A (en) | 2008-03-25 | 2009-10-08 | Idemitsu Kosan Co Ltd | Field-effect transistor, and manufacturing method thereof |
US7883988B2 (en) * | 2008-06-04 | 2011-02-08 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor substrate |
JP2009302317A (en) | 2008-06-13 | 2009-12-24 | Renesas Technology Corp | Semiconductor device and method of manufacturing the same |
CN101630098B (en) * | 2008-07-18 | 2010-12-08 | 北京京东方光电科技有限公司 | TFT-LCD array substrate and manufacturing method thereof |
JP4623179B2 (en) | 2008-09-18 | 2011-02-02 | ソニー株式会社 | Thin film transistor and manufacturing method thereof |
JP5451280B2 (en) | 2008-10-09 | 2014-03-26 | キヤノン株式会社 | Wurtzite crystal growth substrate, manufacturing method thereof, and semiconductor device |
CN101740631B (en) * | 2008-11-07 | 2014-07-16 | 株式会社半导体能源研究所 | Semiconductor device and method for manufacturing the semiconductor device |
JP2010141142A (en) * | 2008-12-11 | 2010-06-24 | Nippon Hoso Kyokai <Nhk> | Thin film transistor and method of manufacturing the same, and display device |
US8441007B2 (en) | 2008-12-25 | 2013-05-14 | Semiconductor Energy Laboratory Co., Ltd. | Display device and manufacturing method thereof |
JP5500907B2 (en) * | 2009-08-21 | 2014-05-21 | 株式会社日立製作所 | Semiconductor device and manufacturing method thereof |
KR101915251B1 (en) | 2009-10-16 | 2018-11-06 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
KR102019239B1 (en) | 2009-10-30 | 2019-09-06 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
-
2011
- 2011-07-14 WO PCT/JP2011/066622 patent/WO2012014786A1/en active Application Filing
- 2011-07-19 JP JP2011157783A patent/JP5864044B2/en not_active Expired - Fee Related
- 2011-07-27 US US13/192,161 patent/US9559211B2/en active Active
- 2011-07-28 TW TW100126776A patent/TWI541855B/en active
- 2011-07-28 TW TW105113605A patent/TWI588870B/en not_active IP Right Cessation
- 2011-07-28 TW TW106110845A patent/TWI629708B/en active
-
2015
- 2015-12-23 JP JP2015250736A patent/JP6178836B2/en not_active Expired - Fee Related
-
2017
- 2017-01-27 US US15/417,471 patent/US20170236848A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100005192A1 (en) * | 2003-09-25 | 2010-01-07 | Roy-G-Biv Corporation | Data Routing Systems and Methods |
US20090031504A1 (en) * | 2005-03-15 | 2009-02-05 | Frank-Peter Lang | Method for Chemically Cleaning Textile Material |
US20100011707A1 (en) * | 2005-08-11 | 2010-01-21 | Hosokawa Yoko Co., Ltd. | Packaging bag |
US20100016386A1 (en) * | 2006-08-31 | 2010-01-21 | David Vocadlo | Selective glycosidase inhibitors and uses thereof |
US20100102313A1 (en) * | 2008-10-24 | 2010-04-29 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9991395B2 (en) | 2013-03-14 | 2018-06-05 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10304961B2 (en) | 2014-01-28 | 2019-05-28 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US10186614B2 (en) | 2015-02-06 | 2019-01-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US11183516B2 (en) | 2015-02-20 | 2021-11-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US10164120B2 (en) | 2015-05-28 | 2018-12-25 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US11189736B2 (en) | 2015-07-24 | 2021-11-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US11107929B2 (en) | 2018-12-21 | 2021-08-31 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US11695073B2 (en) | 2020-05-29 | 2023-07-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory array gate structures |
US11710790B2 (en) | 2020-05-29 | 2023-07-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory array channel regions |
US11640974B2 (en) | 2020-06-30 | 2023-05-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory array isolation structures |
US11729987B2 (en) | 2020-06-30 | 2023-08-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory array source/drain electrode structures |
Also Published As
Publication number | Publication date |
---|---|
TWI588870B (en) | 2017-06-21 |
US20120025191A1 (en) | 2012-02-02 |
JP2016076725A (en) | 2016-05-12 |
WO2012014786A1 (en) | 2012-02-02 |
JP6178836B2 (en) | 2017-08-09 |
TWI629708B (en) | 2018-07-11 |
TWI541855B (en) | 2016-07-11 |
JP2012049514A (en) | 2012-03-08 |
TW201220352A (en) | 2012-05-16 |
US9559211B2 (en) | 2017-01-31 |
TW201732875A (en) | 2017-09-16 |
JP5864044B2 (en) | 2016-02-17 |
TW201631627A (en) | 2016-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20170236848A1 (en) | Semicondcutor device and manufacturing method thereof | |
JP6743315B2 (en) | Semiconductor device | |
US10224433B2 (en) | Method for manufacturing semiconductor device | |
US9852108B2 (en) | Processor including first transistor and second transistor | |
US8546811B2 (en) | Semiconductor device | |
US8653520B2 (en) | Semiconductor device and method for manufacturing the same | |
US10749033B2 (en) | Semiconductor device and method for manufacturing semiconductor device | |
US8436403B2 (en) | Semiconductor device including transistor provided with sidewall and electronic appliance | |
US9917109B2 (en) | Semiconductor device | |
US8653513B2 (en) | Semiconductor device with sidewall insulating layer | |
JP6091905B2 (en) | Semiconductor device | |
US9391209B2 (en) | Semiconductor device | |
US10026847B2 (en) | Semiconductor element, method for manufacturing semiconductor element, and semiconductor device including semiconductor element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEMICONDUCTOR ENERGY LABORATORY CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YAMAZAKI, SHUNPEI;REEL/FRAME:041668/0550 Effective date: 20110707 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |