US20130271690A1 - Semiconductor device and method for manufacturing same - Google Patents

Semiconductor device and method for manufacturing same Download PDF

Info

Publication number
US20130271690A1
US20130271690A1 US13/996,602 US201113996602A US2013271690A1 US 20130271690 A1 US20130271690 A1 US 20130271690A1 US 201113996602 A US201113996602 A US 201113996602A US 2013271690 A1 US2013271690 A1 US 2013271690A1
Authority
US
United States
Prior art keywords
layer
oxide semiconductor
source
semiconductor layer
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/996,602
Other languages
English (en)
Inventor
Hiroshi Matsukizono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Assigned to SHARP KABUSHIKI KAISHA reassignment SHARP KABUSHIKI KAISHA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MATSUKIZONO, HIROSHI
Publication of US20130271690A1 publication Critical patent/US20130271690A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1339—Gaskets; Spacers; Sealing of cells
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1335—Structural association of cells with optical devices, e.g. polarisers or reflectors
    • G02F1/133553—Reflecting elements
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1341—Filling or closing of cells
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136209—Light shielding layers, e.g. black matrix, incorporated in the active matrix substrate, e.g. structurally associated with the switching element
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45—Ohmic electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78633—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with a light shield
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate

Definitions

  • the present invention relates to a semiconductor device which has been formed with an oxide semiconductor, and also relates to a method for fabricating such a device.
  • An active-matrix substrate for use in a liquid crystal display device and other devices includes switching elements such as thin-film transistors (which will be simply referred to herein as “TFTs”), each of which is provided for an associated one of pixels.
  • switching elements such as thin-film transistors (which will be simply referred to herein as “TFTs”), each of which is provided for an associated one of pixels.
  • TFTs thin-film transistors
  • a TFT that uses an amorphous silicon film as its active layer and will be referred to herein as an “amorphous silicon TFT”
  • a TFT that uses a polysilicon film as its active layer and will be referred to herein as a “polysilicon TFT” have been used extensively.
  • an oxide semiconductor be used as a material for the active layer of a TFT instead of amorphous silicon or polysilicon.
  • a TFT will be referred to herein as an “oxide semiconductor TFT”. Since an oxide semiconductor has higher mobility than amorphous silicon, the oxide semiconductor TFT can operate at higher speeds than an amorphous silicon TFT. Also, such an oxide semiconductor film can be formed by a simpler process than a polysilicon film, and therefore, is applicable to even a device that needs to cover a large area.
  • Patent Documents Nos. 1 and 2 disclose TFTs with a bottom gate structure that uses an oxide semiconductor. Specifically, in the TFT disclosed in Patent Document No. 1, a metal oxide layer is arranged between an oxide semiconductor layer and source/drain electrodes in order to make them contact with each other more closely. Meanwhile, Patent Document No. 2 proposes that an opaque layer be provided closer to the viewer than an oxide semiconductor TFT is in a display device including an oxide semiconductor TFT with a bottom gate structure as its switching element (FIG. 6 of Patent Document No. 2).
  • a gate electrode is arranged closer to the substrate than the oxide semiconductor layer is. This gate electrode also functions as an opaque layer and can prevent the light coming from a backlight from entering the oxide semiconductor layer. In addition, in the oxide semiconductor TFT disclosed in Patent Document No. 2, it is also possible to prevent light coming from over the substrate from entering the oxide semiconductor layer, too.
  • part of the light that has come from a backlight and entered the semiconductor device without being reflected from the gate electrode becomes stray light to be repeatedly reflected inside the semiconductor device and may be incident on the channel portion of the oxide semiconductor layer. If a voltage is applied to the gate electrode with the channel portion of the oxide semiconductor layer irradiated with light, the threshold value may shift significantly due to a gate bias stress. Particularly if such an oxide semiconductor TFT is used in a display which displays an image using a backlight such as a liquid crystal display, the light coming from the backlight will be incident on the oxide semiconductor layer to shift the threshold value of the oxide semiconductor TFT and possibly cause malfunction in the display. Also, in a mobile liquid crystal display such as the LCD monitor built in a cellphone, external light such as sunlight may be incident on the oxide semiconductor layer to possibly shift the threshold value, too.
  • the threshold value shifts probably for the following reasons. Specifically, if an In—Ga—Zn—O (which will be referred to herein as “IGZO”) based semiconductor layer is used, then IGZO is not quite transparent to visible radiation but absorbs a blue ray and other short-wave light rays to produce a level. In addition, the interface between the oxide semiconductor layer and the gate insulating film also absorbs visible radiation and produces a level. Once such levels have been produced due to exposure to light, the threshold value of the oxide semiconductor TFT varies.
  • IGZO In—Ga—Zn—O
  • the present inventors perfected our invention in order to overcome the problems described above by providing a highly reliable oxide semiconductor TFT which prevents visible radiation from being incident on the oxide semiconductor layer and which reduces such a variation in threshold value.
  • a semiconductor device includes a substrate and a thin-film transistor which is supported on the substrate.
  • the thin-film transistor includes: an oxide semiconductor layer which includes a channel region and a source contact region and a drain contact region that are located on right- and left-hand sides of the channel region; a gate electrode which is arranged between the substrate and the oxide semiconductor layer so as to overlap with at least the channel region of the oxide semiconductor layer; a gate insulating layer which has been formed between the gate electrode and the oxide semiconductor layer; a source electrode which is electrically connected to the source contact region; and a drain electrode which is electrically connected to the drain contact region.
  • the source electrode is electrically connected to a source bus line.
  • the source electrode, the source bus line and the drain electrode include a first metallic element and the oxide semiconductor layer includes a second metallic element.
  • the oxide semiconductor layer includes a second metallic element.
  • a low reflecting layer which includes the first and second metallic elements and which has a lower reflectance to visible radiation than the source electrode has been formed between the source electrode and the oxide semiconductor layer, between the source bus line and the oxide semiconductor layer, and between the drain electrode and the oxide semiconductor layer.
  • the second metallic element is indium and the low reflecting layer includes indium metal.
  • the low reflecting layer is a reaction layer which has been formed through oxidation of the first metallic element and reduction of the second metallic element which have been caused by a reaction between the source electrode, the source bus line, and the drain electrode and the oxide semiconductor layer.
  • the respective lower surfaces of the source electrode, the source bus line and the drain electrode are entirely in contact with the low reflecting layer.
  • the low reflecting layer when viewed along a normal to the substrate, is extended from one end of the source electrode that faces the channel region toward the drain electrode by a distance Ds to partially cover the channel region and also extended from one end of the drain electrode that faces the channel region toward the source electrode by a distance Dd to partially cover the channel region, and the sum of these distances Ds and Dd is smaller than a channel length.
  • the distances Ds and Dd are both 0.1 ⁇ m to 1.0 ⁇ m.
  • the semiconductor device further includes an etch stop which covers at least the channel region of the oxide semiconductor layer.
  • the semiconductor device further includes a first interlayer insulating layer which covers the source electrode, the source bus line and the drain electrode.
  • the low reflecting layer is obtained by forming the source electrode, the source bus line, and the drain electrode on the oxide semiconductor layer, forming the first interlayer insulating layer which covers the source electrode, the source bus line, and the drain electrode and then performing an annealing process at a temperature of 200° C. to 400° C.
  • the semiconductor device further includes a backlight which is arranged at the rear of the substrate.
  • the first metallic element is titanium
  • the oxide semiconductor layer includes an In—Ga—Zn—O based semiconductor
  • the second metallic element is indium
  • a liquid crystal display device includes a semiconductor device according to any of the preferred embodiments described above, and further includes: a counter substrate which is arranged to face the substrate; a liquid crystal layer which is interposed between the substrate and the counter substrate; and a seal portion which is made of a seal member including a photocurable resin and which surrounds the liquid crystal layer.
  • the liquid crystal display device has a display area with a plurality of pixels and a frame area which is located around the periphery of the display area.
  • the thin-film transistor is arranged in the display area.
  • the seal portion is arranged in the frame area.
  • a light absorbing layer which absorbs light to cure the seal member has been formed between the seal portion and the display area on the substrate, and an opaque layer has been formed between the seal portion and the display area on the counter substrate.
  • the light absorbing layer is an oxide semiconductor layer which has been formed of the same oxide semiconductor film as the oxide semiconductor layer of the thin-film transistor.
  • Another liquid crystal display device includes a semiconductor device according to any of the preferred embodiments described above, and further includes: a counter substrate which is arranged to face the substrate; a liquid crystal layer which is interposed between the substrate and the counter substrate; and a seal portion which is made of a seal member including a photocurable resin and which surrounds the liquid crystal layer.
  • the liquid crystal display device has a display area with a plurality of pixels and a frame area which is located around the periphery of the display area.
  • the thin-film transistor is arranged in the display area.
  • the seal portion is arranged in the frame area.
  • a light reflecting layer which reflects light to cure the seal member has been formed to partially overlap with the seal portion, and an opaque layer has been formed on the counter substrate so as to partially overlap with the seal portion and to face the light reflecting layer.
  • the light reflecting layer is a metal layer which has been formed of the same metal film as the source electrode. Between the metal layer and the substrate, stacked in this order on the substrate are a light absorbing layer which is formed of the same oxide semiconductor film as the oxide semiconductor layer of the thin-film transistor and a layer which includes the first and second metallic elements and which has a lower reflectance to the light than the metal layer.
  • a portion of the light absorbing layer is located between the seal portion and the display area and is not covered with the metal layer.
  • the seal portion has a gap through which a liquid crystal material is injected.
  • the display device further includes a gap closing portion which is made of a photocurable resin and which is used to close the gap. And the light absorbing layer is also arranged between the gap closing portion and the display area.
  • the seal portion has a gap through which a liquid crystal material is injected.
  • the display device further includes a gap closing portion which is used to close the gap.
  • the light reflecting layer is arranged to overlap with the gap closing portion, too.
  • a method for fabricating a semiconductor device includes the steps of: (A) forming a gate electrode on a substrate; (B) forming a gate insulating layer to cover the gate electrode; (C) forming an oxide semiconductor layer on the gate insulating layer; (D) forming, on the oxide semiconductor layer, a source electrode, a source bus line which is connected to the source electrode, and a drain electrode which is electrically isolated from the source electrode; (E) forming a first interlayer insulating layer to cover the source electrode, the source bus line and the drain electrode; and (F) performing an annealing process at a temperature of 200° C. to 400° C., thereby forming a low reflecting layer, of which the reflectance to visible radiation is lower than that of the source electrode, between the source electrode, the source bus line, and the drain electrode and the oxide semiconductor layer.
  • the method further includes the step of forming an etch stop to cover a portion of the oxide semiconductor layer to be a channel region between the steps (C) and (D).
  • Another method for fabricating a semiconductor device includes the steps of: (A) forming a gate electrode on a substrate; (B) forming a gate insulating layer to cover the gate electrode; (C) depositing an oxide semiconductor film and a metal film in this order on the gate insulating layer and patterning a stack of the two films, thereby obtaining an oxide semiconductor layer and a metal layer having the same pattern as the oxide semiconductor layer; (D) patterning the metal layer, thereby forming a source electrode, a source bus line which is connected to the source electrode, and a drain electrode which is electrically isolated from the source electrode, out of the metal layer; (E) forming a first interlayer insulating layer to cover the source electrode, the source bus line and the drain electrode; and (F) performing an annealing process at a temperature of 200° C. to 400° C., thereby forming a low reflecting layer, of which the reflectance to visible radiation is lower than that of the source electrode, between the source electrode, the source bus line, and the
  • the metal film includes a titanium film and the oxide semiconductor layer includes an In—Ga—Zn—O based semiconductor.
  • the annealing process is performed at a temperature of 350 to 400° C.
  • the present invention it is possible to prevent visible radiation from entering the oxide semiconductor layer in a semiconductor device including an oxide semiconductor TFT. As a result, a shift of the threshold value of the oxide semiconductor TFT due to the incidence of visible radiation can be reduced and its reliability can be increased.
  • the semiconductor device can be fabricated without decreasing the productivity.
  • FIG. 1 ( a ) and ( b ) are respectively a plan view and a cross-sectional view illustrating a semiconductor device 1001 as a first embodiment of the present invention.
  • FIG. 2 Shows an exemplary composition for a low reflecting layer.
  • FIG. 3 ( a ) through ( h ) are cross-sectional views illustrating an exemplary series of process steps to be carried out to fabricate the semiconductor device 1001 .
  • FIG. 4 ( a ) through ( c ) are cross-sectional views illustrating another exemplary series of process steps to be carried out to fabricate the semiconductor device 1001 .
  • FIG. 5 ( a ) through ( c ) are cross-sectional views illustrating the different structures for the source-gate connecting portion of the semiconductor device 1001 .
  • FIG. 6 A cross-sectional view illustrating a semiconductor device 1002 as a second embodiment of the present invention.
  • FIG. 7 ( a ) through ( h ) are cross-sectional views illustrating an exemplary series of process steps to be carried out to fabricate the semiconductor device 1002 .
  • FIG. 8 A cross-sectional view illustrating another semiconductor device 1003 according to the second embodiment of the present invention.
  • FIG. 9 ( a ) through ( c ) are cross-sectional views illustrating the different structures for the source-gate connecting portion of the semiconductor device 1003 .
  • FIG. 10 ( a ) and ( b ) are respectively a plan view and an enlarged cross-sectional view illustrating a liquid crystal display device 2001 as a third embodiment of the present invention.
  • FIG. 11 A cross-sectional view illustrating another liquid crystal display device 2002 according to the third embodiment.
  • FIG. 12 ( a ) and ( b ) are respectively a plan view and an enlarged cross-sectional view illustrating a liquid crystal display device 2003 as a fourth embodiment of the present invention.
  • FIG. 13 A graph showing how the characteristic of a conventional oxide semiconductor TFT changes before and after it is irradiated with a UV ray.
  • FIG. 14 ( a ) and ( b ) are cross-sectional views illustrating structures for conventional oxide semiconductor TFTs.
  • FIG. 14( a ) is a cross-sectional view illustrating a semiconductor device 3001 including a conventional oxide semiconductor TFT with a bottom gate structure.
  • the TFT structure shown in FIG. 14( a ) is disclosed in Patent Document No. 2, for example.
  • the semiconductor device 3001 includes a substrate 42 , a gate electrode 44 which has been formed on the substrate 42 , a gate insulating film 46 which covers the gate electrode 44 , and an oxide semiconductor layer 48 , a source electrode 50 and a drain electrode 52 which have been formed on the gate insulating film 46 .
  • the oxide semiconductor layer 48 has a channel region 48 c and source and drain contact regions 48 s and 48 d , which are arranged on right- and left-hand sides of the channel region 48 c .
  • the channel region 48 c lies on top of the gate electrode 44 with the gate insulating film 46 interposed between them.
  • the source contact region 48 s contacts with the source electrode 50
  • the drain contact region 48 d contacts with the drain electrode 52 .
  • there is a backlight at the rear of the substrate 42 i.e., on the other side thereof opposite from its side with the TFT).
  • a light ray 60 a traveling along a normal D to the substrate 42 toward the oxide semiconductor layer 48 is reflected from the gate electrode 44 and is not incident on the oxide semiconductor layer 48 .
  • another part 60 b of the backlight light is not reflected from the gate electrode 44 but enters the semiconductor device 3001 . That light ray 60 b will be repeatedly reflected from the surface of the metal such as the source electrode (or source bus line) 50 , the drain electrode (or drain line) 52 or gate electrode (or gate line) 44 and may be incident on the channel region 48 c .
  • stray light light to be reflected repeatedly (i.e., multi-reflected light) inside the semiconductor device such as the light ray 60 b
  • the backlight light has been taken as an example, the same can be said even if external light enters the semiconductor device 3001 from over the substrate 42 .
  • the oxide semiconductor TFT 3002 disclosed in Patent Document No. 1 a metal oxide layer 54 , 56 to increase the closeness of contact is interposed between the oxide semiconductor layer 48 and the source electrode 50 and between the oxide semiconductor layer 48 and the drain electrode 52 as shown in FIG. 14( b ).
  • the oxide semiconductor TFT 3002 is not configured to reduce the light to be incident on the channel region 48 c .
  • the reflectance of the metal oxide layer 54 , 56 to visible radiation is estimated to be approximately 20%. That is why even if the metal oxide layer 54 , 56 is provided, it is still difficult to reduce the multiple reflection of the stray light sufficiently. What is more, as a part of the channel region 48 c does not overlap with the gate electrode 44 in this semiconductor device 3002 , the backlight light could be directly incident on the channel region 48 c.
  • Patent Document No. 2 proposes that an opaque layer be arranged closer to the viewer than the oxide semiconductor TFT is, i.e., over the source and drain electrodes.
  • the opaque layer can prevent light that has come from the viewer and been incident on the semiconductor device from entering the oxide semiconductor layer.
  • the opaque layer since the opaque layer is arranged over the source and drain electrodes, the opaque layer cannot prevent the light that has entered the semiconductor device after having been transmitted through a portion of the rear substrate that is not covered with the gate electrode (i.e., the light ray 60 b shown in FIG. 14( a )) from being reflected repeatedly and eventually incident on the oxide semiconductor layer.
  • the present inventors discovered that by providing a low reflecting layer with low reflectance to visible radiation between the source/drain electrodes and source bus line and the oxide semiconductor layer of the oxide semiconductor TFT, such stray light can be reduced.
  • a layer formed through an oxidation reduction reaction between the metal included in the source/drain electrodes and the oxide semiconductor is used as the low reflecting layer, it is possible to prevent the stray light from affecting the performance of the TFT with sufficiently good contact maintained and without complicating the manufacturing process overly, thus perfecting our invention.
  • the semiconductor device of this embodiment includes a thin-film transistor with an active layer made of an oxide semiconductor (which will be referred to herein as an “oxide semiconductor TFT”).
  • the semiconductor device of this embodiment only needs to include such an oxide semiconductor TFT and may be implemented as an active-matrix substrate or any of various kinds of display devices and electronic devices.
  • TFT substrate including oxide semiconductor TFTs as its switching elements
  • the TFT substrate of this embodiment can ay be used effectively in a liquid crystal display device.
  • FIGS. 1( a ) and 1 ( b ) are respectively a cross-sectional view and a plan view illustrating the semiconductor device 1001 of this embodiment.
  • the semiconductor device (TFT substrate) 1001 of this embodiment has a display area 100 with a plurality of pixel regions 101 and a terminal arrangement area (not shown) which is located outside of the display area.
  • Each of these pixel regions 101 is provided with a source bus line 13 s which runs along a column of pixels, a gate bus line 3 g which runs along a row of pixels, and an oxide semiconductor TFT 103 .
  • the gate bus line 3 g includes a gate electrode 3 a .
  • the oxide semiconductor TFT 103 is arranged in the vicinity of an intersection between the source bus line 13 s and the gate bus line 3 g .
  • the semiconductor device 1001 may further include a CS capacitor.
  • Each source bus line 13 s runs through the end of the display area 100 and is electrically connected to a line which is made of the same film as the gate electrode (which will be referred to herein as a “gate connecting line”) at a source-gate connecting portion 107 .
  • the gate connecting line 3 c is further extended through the terminal arrangement area and connected to an external line at a terminal portion (not shown), i.e., at a source terminal.
  • the gate bus line 3 g is also extended through the terminal arrangement area and connected to an external line at a terminal portion (i.e., at a gate terminal).
  • the oxide semiconductor layer 7 of each oxide semiconductor TFT 103 is connected to a source electrode 13 as and a drain electrode 13 ad .
  • the source electrode 13 as is connected to its associated source bus line 13 s .
  • the drain electrode 13 ad is connected to a pixel electrode 19 .
  • a portion of the oxide semiconductor layer 7 where a channel is formed i.e., a channel region 7 c ) is arranged to lie on top of the gate electrode 3 a.
  • the oxide semiconductor layer 7 When viewed along a normal to the substrate 1 , the oxide semiconductor layer 7 is overlapped by at least a part of the source electrode 13 as , at least a part of the drain electrode 13 ad and at least a part of the source bus line 13 s .
  • the oxide semiconductor layer 7 has such a pattern that is overlapped entirely by the source electrode 13 as , the source bus line 13 s and the drain electrode 13 ad .
  • the oxide semiconductor layer 7 may be split into a pattern element which is located under the source and drain electrodes 13 as and 13 ad and a pattern element which is located under the source bus line 13 s.
  • FIG. 1( b ) illustrates a cross section of the oxide semiconductor TFT 103 of the semiconductor device 1001 as viewed on the plane I-I′.
  • the oxide semiconductor TFT 103 includes a gate electrode 3 a which has been formed on a substrate 1 , a gate insulating layer 5 which covers the gate electrode 3 a , and an oxide semiconductor layer 7 which has been formed on the gate insulating layer 5 .
  • the oxide semiconductor layer 7 may be an In—Ga—Zn—O based semiconductor (IGZO) layer, for example.
  • the oxide semiconductor layer 7 has a channel region 7 c , and a source contact region 7 s and a drain contact region 7 d which are arranged on the right- and left-hand sides of the channel region 7 c .
  • the channel region 7 c lies on top of the gate electrode 3 a with the gate insulating layer 5 interposed between them.
  • the source electrode 13 as is arranged over the source contact region 7 s of the oxide semiconductor layer 7 .
  • a low reflecting layer 4 s has been formed between the source contact region 7 s and the source electrode 13 as .
  • the source electrode 13 as is electrically connected to the source contact region 7 s via the low reflecting layer 4 s .
  • the low reflecting layer 4 s has also been formed between the oxide semiconductor layer 7 and the source bus line 7 s .
  • the drain electrode 13 ad is arranged over the drain contact region 7 d of the oxide semiconductor layer 7 .
  • a low reflecting layer 4 d has been formed between the drain contact region 7 d and the drain electrode 13 ad .
  • the drain electrode 13 ad is electrically connected to the drain contact region 7 d via the low reflecting layer 4 d.
  • the “low reflecting layer 4 s , 4 d ” refers herein to a layer which includes a metallic element (such as titanium) that is also included in the source bus line 13 s and the source and drain electrodes 13 as and 13 ad and a metallic element (such as indium) that is also included in the oxide semiconductor layer 7 and which has a lower reflectance to visible radiation than the source bus line 13 s and the source and drain electrodes 13 as and 13 ad .
  • the low reflecting layer 4 s , 4 d is a reaction layer which has been formed through an oxidation reduction reaction between the metallic element included in the source bus line 13 s and the source and drain electrodes 13 as , 13 ad and the oxide semiconductor of the oxide semiconductor layer 7 .
  • the oxide semiconductor TFT 103 is covered with an interlayer insulating layer 20 which has been formed over the source electrode 13 as , the source bus line 13 s and the drain electrode 13 ad .
  • the structure and material of the interlayer insulating layer 20 are not particularly limited.
  • the interlayer insulating layer 20 includes a first interlayer insulating layer (passivation film) 20 A and a second interlayer insulating layer 20 B which has been formed on the first interlayer insulating layer 20 A.
  • the pixel electrode 19 is arranged on the second interlayer insulating layer 20 B, and contacts with the drain electrode 13 ad in a contact hole which has been cut through the first and second interlayer insulating layers 20 A and 20 B.
  • the width G of the gate electrode 3 a as measured in the channel length direction is longer than the distance L as measured in the channel length direction (i.e., the apparent channel length) between respective ends of the source and drain electrodes 13 as and 13 ad that face the channel region 7 c .
  • the gate electrode 3 a is arranged so as to overlap with the entire channel region 7 c and respective portions of the source and drain contact regions 7 s and 7 d when viewed from over the back surface of the substrate 1 . That is to say, so-called “offset regions” are not provided.
  • the semiconductor device 1001 of this embodiment includes the low reflecting layer 4 s , 4 d which is arranged closer to the substrate than the source bus line 13 s and the source and drain electrodes 13 as and 13 ad are, and therefore, has the following advantages.
  • part of the light 29 such as backlight light or sunlight that has entered this semiconductor device 1001 is reflected multiple times between the low reflecting layer 4 s , 4 d and the gate electrode 3 a or the gate bus line 3 g .
  • the reflectance of the low reflecting layer 4 s , 4 d is lower than that of the metal layer such as the source electrode 13 as , the intensity of the light 29 decreases as the light 29 is reflected an increasing number of times. Consequently, the quantity of the multi-reflected light to be eventually incident on the channel region 7 c can be smaller than previously.
  • the deterioration of the oxide semiconductor TFT 103 due to the incidence of light can be reduced and its reliability can be increased.
  • the low reflecting layer 4 s When viewed along a normal to the substrate 1 , the low reflecting layer 4 s is suitably extended by a distance Ds from one end of the source electrode 13 as that faces the channel region c toward the drain electrode 13 ad to partially cover the channel region 7 c .
  • the low reflecting layer 4 d is also suitably extended by a distance Dd from one end of the drain electrode 13 ad that faces the channel region 7 c toward the source electrode 13 as to partially cover the channel region 7 c .
  • these distances Ds and Dd need to be controlled so as to prevent the low reflecting layers 4 s and 4 d from contacting with each other. That is to say, the sum of these distances Ds and Dd is set to be shorter than the channel length L.
  • the distance Ds as measured in the channel length direction between those ends of the low reflecting layer 4 s and the source electrode 13 as is suitably 0.1 ⁇ m to 1.0 ⁇ m, for example.
  • the distance Dd as measured in the channel length direction between those ends of the low reflecting layer 4 d and the drain electrode 13 ad is suitably 0.1 ⁇ m to 1.0 ⁇ m, for example. If the distances Ds and Dd are equal to or greater than 0.1 ⁇ m, reflection of the light from the respective side surfaces of the source and drain electrodes 13 as and 13 ad that face the channel region 7 c can be reduced with more certainty.
  • the low reflecting layer 4 s is suitably arranged so as to contact with the entire lower surface of the source electrode 13 as . In that case, reflection of the light 29 from the lower surface of the source electrode 13 as can be minimized, and therefore, more significant effects can be achieved.
  • the low reflecting layer 4 d is also suitably arranged so as to contact with the entire lower surface of the drain electrode 13 ad .
  • the low reflecting layer 4 s is suitably arranged so as to contact with at least a portion of the lower surface of the source bus line 13 s which is located near the gate electrode 3 a and the gate connecting line 3 c . Then, the multiple reflection of the incident light can be reduced more effectively. To reduce the multiple reflection even more effectively, the low reflecting layer 4 s may be arranged so as to contact with the entire lower surface of the source bus line 13 s.
  • the low reflecting layer 4 s , 4 d is formed between the oxide semiconductor layer 7 and the metal film.
  • a metal film to be the source bus line 13 s and the source and drain electrodes 13 as and 13 ad on the oxide semiconductor layer 7 and subjecting the metal film to an annealing process.
  • the low reflecting layer 4 s , 4 d was formed and its composition was analyzed. The results are as follows.
  • the bonding state of titanium and indium in the low reflecting layer 4 s , 4 d was analyzed by Auger electron spectroscopy. The results are shown in FIG. 2 , of which the abscissa represents the depth as measured from the upper surface of the source bus line (titanium layer) 13 s and the ordinate represents the detected intensity.
  • the present inventors confirmed that in the low reflecting layer 4 s , 4 d , titanium was in bonding state with an oxide property and indium was in bonding state with a metallic property.
  • the low reflecting layer 4 s , 4 d is a reaction layer that was formed through an oxidation reduction reaction between titanium as the line material and IGZO as the oxide semiconductor (i.e., as a result of the oxidation of titanium and reduction of indium that took place simultaneously).
  • the reaction layer that was formed as a result of this reaction had a composition including 39% of Ti, 7% of In, 6% of Ga, 1% of Zn and 47% of O.
  • the reflectance of the low reflecting layer thus obtained to visible radiation turned out to be 16%, for example, which is approximately a half of 30% that was the reflectance of the Ti layer to visible radiation.
  • the reflectances of the low reflecting layer and the Ti layer to visible radiation may be measured with a spectrophotometer, for instance.
  • the reflectance from the oxide semiconductor layer toward the lower surface of the low reflecting layer or Ti layer was measured using a spectrophotometer CM-2002 (produced by Konica Minolta Holdings, Inc.) in a mode including specular reflection (SCI mode).
  • an IGZO layer and source and drain electrodes are stacked one upon the other and then subjected to an annealing process at 350° C., for example, thereby forming a metal oxide layer between the IGZO layer and the source and drain electrodes.
  • metal oxide layer is formed with an oxidation reaction allowed to be produced by oxygen in the annealing ambient, unlike the low reflecting layer of this embodiment.
  • the width of the gate electrode as measured in the channel length direction is shorter than the channel length of the channel region according to Patent Document No. 1, the backlight light that has been transmitted through the substrate could be directly incident on the oxide semiconductor layer.
  • a layer of oxide semiconductor islands is formed in a region where a TFT is going to be formed (which will be referred to herein as a “TFT forming region”) and the metal oxide layer is formed in the source and drain contact regions of the oxide semiconductor layer in order to increase the closeness of contact between the oxide semiconductor layer and the electrode. Consequently, it should be difficult for such a configuration to reduce reflection of the light from the lower surface of the source bus line in the regions other than the TFT forming region.
  • FIGS. 3( a ) through 3 ( h ) are cross-sectional views illustrating respective process steps to form an oxide semiconductor TFT 103 on the substrate 1 .
  • a gate electrode (which may be a stack of Ti, Al and Ti films and may have an overall thickness of 330 nm) 3 a and a gate bus line (not shown) are formed on the substrate 1 .
  • a transparent insulating substrate such as a glass substrate may be used.
  • the gate bus line and gate electrode 3 a can be obtained by forming a gate line film on the substrate 1 by sputtering process and then patterning the gate line film by photolithographic process.
  • a multilayer film with a triple layer structure consisting of titanium, aluminum and titanium films that have been stacked in this order on the substrate 1 is used as the gate line film.
  • a single layer film of titanium, molybdenum, tantalum, tungsten or copper, a multilayer film including any of these metallic elements in combination, or their alloy film may also be used as the gate line film.
  • a gate insulating layer 5 is formed so as to cover the gate bus line and the gate electrode 3 a .
  • the gate insulating layer 5 can be obtained by depositing an insulating film by CVD process and then patterning the insulating film by photolithographic process.
  • the insulating film may be a silicon dioxide film, a silicon nitride film, a silicon oxynitride film or a stack of any of these films.
  • a multilayer film (with a thickness of 375 nm, for example) of silicon nitride and silicon dioxide films that have been stacked in this order on the substrate 1 is used. It is recommended that the upper surface of the gate insulating layer 5 be made of silicon dioxide in this manner because even if oxygen deficiencies were produced in the oxide semiconductor layer located over the gate insulating layer 5 , oxygen can be supplied from silicon dioxide in that case.
  • an oxide semiconductor layer 7 is formed on the gate insulating layer 5 .
  • an IGZO film is deposited by sputtering process to a thickness of 10 nm to 300 nm, for example, on the gate insulating layer 5 .
  • the IGZO film is patterned by photolithographic process, thereby obtaining an oxide semiconductor layer 7 .
  • the pattern of the oxide semiconductor layer 7 includes a portion which is located over the gate electrode 3 a and which will be a channel region and portions which will be located under the source bus line and source and drain electrodes.
  • the oxide semiconductor layer 7 suitably has such a pattern on which the source bus line and source and drain electrodes to be formed later can have their pattern defined entirely.
  • an In—Ga—Zn—O based semiconductor layer including In (indium), Ga (gallium) and Zn (zinc) at a ratio of one to one to one is formed as the oxide semiconductor layer 7 according to this embodiment, the ratio of In, Ga and Zn may also be set to be any other appropriate value.
  • the oxide semiconductor layer 7 may also be formed out of any other oxide semiconductor film, not just the IGZO film.
  • a Zn—O based semiconductor (ZnO) film, an In—Zn—O based semiconductor (IZO) film, a Zn—Ti—O based semiconductor (ZTO) film, a Cd—Ge—O based semiconductor film or a Cd—Pb—O based semiconductor film may also be used.
  • the oxide semiconductor film an amorphous oxide semiconductor film is suitably used, because such a film can be formed at a low temperature and contributes to achieving high mobility.
  • a source bus line (not shown) and source and drain electrodes 13 as and 13 ad are formed (as a single-layer titanium film with a thickness of 30 nm to 150 nm, for example) on the oxide semiconductor layer 7 .
  • the source bus line and the source and drain electrodes 13 as and 13 ad are arranged on the upper surface of the oxide semiconductor layer 7 .
  • a portion of the oxide semiconductor layer 7 to be a channel region 7 c is not covered with any of these lines but is exposed.
  • the source bus line and the source and drain electrodes 13 as and 13 ad may be formed by depositing a metal film by sputtering process and then patterning that metal film by photolithographic process, for example.
  • a titanium (Ti) film is used as the metal film.
  • a multilayer film in which a film of aluminum, molybdenum, tantalum, tungsten, copper or their alloy is stacked on the lower titanium film may also be used.
  • the lower titanium film may have a thickness of 30 nm to 150 nm, for example.
  • the titanium film has a thickness of at least 30 nm, a low reflecting layer will be able to formed later in the manufacturing process to have a predetermined thickness and the rest of the titanium film that has not reacted with the oxide semiconductor layer will be able to be left as a source bus line.
  • the (lowest) layer of the multilayer film that contacts with the upper surface of the oxide semiconductor layer 7 is suitably a titanium film. Then, a low reflecting layer with an even lower reflectance can be obtained. It should be noted that the reflectance can also be reduced effectively even if the titanium film is replaced with a film of aluminum, molybdenum or any other suitable metal.
  • a first interlayer insulating layer (passivation film) 20 A is formed over the source bus line and the source and drain electrodes 13 as and 13 ad .
  • a silicon dioxide film, a silicon nitride film, a silicon oxynitride film or a stack of any of these films is formed by CVD process as the first interlayer insulating layer 20 A.
  • the first interlayer insulating layer 20 A suitably has a thickness of 100 nm to 500 nm.
  • a low reflecting layer 4 s is formed between the source bus line 13 s and source electrode 13 as and the oxide semiconductor layer 7 and a low reflecting layer 4 d is formed between the drain electrode 13 ad and the oxide semiconductor layer 7 as shown in FIG. 3( f ).
  • a hole 14 A is cut through the first interlayer insulating layer 20 A to partially expose the surface of the drain electrode 13 ad.
  • the metal (titanium) included in the source bus line and 13 s and the source and drain electrodes 13 as and 13 ad diffuses from the interface with the oxide semiconductor layer 7 toward the oxide semiconductor layer 7 .
  • the titanium that has diffused and IGZO of the oxide semiconductor layer 7 produce an oxidation reduction reaction between them, thereby oxidizing the titanium and reducing indium in IGZO into indium metal simultaneously.
  • the reaction layer produced through this reaction becomes the low reflecting layer 4 s , 4 d.
  • the low reflecting layer 4 s , 4 d includes the indium metal to which indium has been reduced through the reaction with the line material as a result of the annealing process.
  • the reflectance of the light that has been come from over the transparent IGZO film from the low reflecting layer 4 s , 4 d is determined by the refractive index n and extinction coefficient ⁇ of the low reflecting layer 4 s , 4 d .
  • the extinction coefficient ⁇ of the low reflecting layer 4 s , 4 d may be set to be larger than ⁇ ( ⁇ 0) of IGZO but smaller than ⁇ of the metal (line material), which may be 2 to 3 in the case of titanium, for example. If the low reflecting layer 4 s , 4 d includes indium metal as described above, that ⁇ can be set to be greater than zero but smaller than ⁇ of that metal, and therefore, the reflection can be reduced effectively.
  • the annealing process temperature is more suitably 300° C. to 400° C., even more suitably 350° C. to 400° C.
  • the reason is that the higher the annealing process temperature, the more significantly the reflectance can be reduced.
  • the present inventors discovered via experiments that the reflectance of the reaction layer obtained by being subjected to an annealing process at 280° C. for one hour was 25% and the reflectance of the reaction layer obtained by being subjected to an annealing process at 350° C. for one hour was 16%. That is to say, we discovered that the reflectance was significantly lower than 30%, which was the reflectance before the annealing process.
  • the annealing process is carried out with the source and drain lines and the oxide semiconductor layer exposed, and therefore, indium metal (i.e., indium with metallic bonding property), to which indium has been reduced through the oxidation reduction reaction with the metal of the line material in the reaction layer which has been produced at the interface between these lines and the oxide semiconductor layer, gets oxidized again by oxygen included in the annealing ambient. And once the indium metal has been oxidized, its metallic bond turns into a covalent bond, thus making the layer even more transparent (i.e., ⁇ 0).
  • the annealing process is carried out on the indium layer covered with the passivation film, and therefore, it is possible to prevent the metallic bond of the indium from becoming a covalent bond again due to a reaction with oxygen in the annealing ambient. Consequently, the low reflecting layer 4 s , 4 d formed by the method of this embodiment, which includes the indium metal, has ⁇ which is larger than ⁇ ( ⁇ 0) of IGZO but smaller than ⁇ of the metal of the line material, and therefore, can reduce the reflection more effectively.
  • the low reflecting layer 4 s , 4 d when the low reflecting layer 4 s , 4 d is formed, part of titanium diffuses in the oxide semiconductor layer 7 not only in the thickness direction but also laterally (i.e., parallel to the substrate 1 ) as well.
  • one end of the low reflecting layer 4 s that faces the channel region 7 c gets extended by the distance Ds toward the drain electrode 13 ad with respect to the corresponding end of the source electrode 13 as that faces the channel region 7 c .
  • one end of the low reflecting layer 4 d that faces the channel region 7 c gets extended by the distance Dd toward the source electrode 13 as with respect to the corresponding end of the drain electrode 13 ad that faces the channel region 7 c .
  • the distances Ds and Dd are suitably 0.1 ⁇ m to 1.0 ⁇ m.
  • the distances Ds and Dd can be controlled by adjusting the annealing process condition (including the annealing temperature and process time).
  • a second interlayer insulating layer 20 B which may be a positive photosensitive resin film, for example, is deposited to a thickness of 2 ⁇ m on the first interlayer insulating layer 20 A.
  • the second interlayer insulating layer 20 B is suitably made of an organic material. After that, a hole 14 B is cut through the second interlayer insulating layer 20 B to partially expose the surface of the drain electrode 13 ad.
  • a pixel electrode 19 is formed.
  • a conductive film is deposited by sputtering, for example, on the second interlayer insulating layer 20 B and in the hole 14 B.
  • a transparent conductive film such as an ITO (indium tin oxide) film (with a thickness of 50 nm to 200 nm), an IZO film or a ZnO film (zinc oxide film) may be used.
  • the conductive film is patterned by photolithographic process, thereby obtaining the pixel electrode 19 .
  • the pixel electrode 19 is arranged so as to be electrically connected to the drain electrode 13 ad in the hole 14 B. In this manner, a semiconductor device 1001 including this oxide semiconductor TFT 103 is completed.
  • oxide semiconductor TFT 103 of this embodiment does not have to be formed by this method.
  • an oxide semiconductor film such as an IGZO film
  • a metal film such as a titanium film
  • a gate bus line, a gate electrode 3 a and gate insulating layer 5 are formed on the substrate 1 as already been described with reference to FIGS. 3( a ) and 3 ( b ).
  • an oxide semiconductor film 7 ′ and a metal film 13 ′ are deposited in this order on the gate insulating layer 5 .
  • the metal film 13 ′ may be either a titanium film or a multilayer film in which a film of molybdenum, tantalum, tungsten, copper or their alloy is stacked on the titanium film.
  • the oxide semiconductor film 7 ′ and the metal film 13 ′ are patterned at the same time by photolithographic process. In this manner, a multilayer film comprised of an oxide semiconductor layer 7 and a metal layer 13 is obtained.
  • a portion of the metal layer 13 which is located over the channel region 7 c of the oxide semiconductor layer 7 is removed by photolithographic process using a half exposure technique. In this manner, the channel region 7 c is exposed and the metal layer 13 is separated into a source bus line (not shown), a source electrode 13 as and a drain electrode 13 ad.
  • the oxide semiconductor TFT 103 is obtained.
  • FIGS. 5( a ) through 5 ( c ) are cross-sectional views illustrating the structure of the connecting portion 107 as viewed on the plane shown in FIG. 1 .
  • a gate connecting line 3 c which has been formed of the same conductive film as the gate electrode 3 a is connected to a source bus line 13 s via the oxide semiconductor layer 7 and the low reflecting layer 4 s in a contact hole that has been cut through the gate insulating layer 5 .
  • the oxide semiconductor layer 7 is arranged under the entire lower surface of the source bus line 13 s , the oxide semiconductor layer 7 and the low reflecting layer 4 s are interposed between the source bus line 13 s and the gate connecting line 3 c as shown in FIG. 5( a ).
  • the oxide semiconductor layer 7 has higher resistance than a metallic material. Therefore, if a connecting portion 107 such as the one shown in FIG. 5( a ) is used, the interconnection resistance will increase, which is a problem. For that reason, the device should be designed with the interconnection resistance taken into account.
  • the source bus line 13 s and the gate connecting line 3 c may be connected together with a metallic material or pixel electrode material which has lower resistance than the oxide semiconductor. If a metallic material or a pixel electrode material is used, however, the size of the connecting portion 107 might have to be increased due to some constraint such as a minimum patterning size.
  • the connecting portion 107 with the structure shown in FIG. 4( a ) is suitably used.
  • FIG. 5( b ) illustrates an exemplary structure for connecting the source bus line 13 s and the gate connecting line 3 c together using a conductive layer 19 c made of a pixel electrode material (such as ITO or IZO).
  • the conductive layer 19 c is formed by patterning the same transparent conductive film as the pixel electrode. Since this structure uses a pixel electrode material with low resistance, the interconnection resistance can be lower than in the structure shown in FIG. 5( a ).
  • the level difference made in the connecting portion 108 is greater than that of the conventional structure by the thickness of the oxide semiconductor layer. That is why it is difficult to sufficiently cover the level difference (corresponding to the depth of a contact hole) that has been made in the connecting portion 108 with the conductive layer 19 c formed by a sputtering process.
  • the resultant structure could have a hung shape in which the end of the oxide semiconductor layer 107 is located inside of the end of the source bus line 13 s due to some variation involved with the manufacturing process such as a photomask misalignment during a photolithographic process or an etching shift. If the connecting portion 107 has such a shape, the conductive layer 19 c might be disconnected on the sidewall of the contact hole.
  • the connecting portion 108 is suitably designed so that when viewed along a normal to the substrate 1 , the end of the source bus line 13 s is located over the upper surface of the oxide semiconductor layer 7 .
  • the contact hole comes to have a tapering shape, and therefore, the process margin required can be ensured and a connection failure due to disconnection of the conductive layer 19 c can be avoided.
  • a first connecting portion 109 a which connects the gate connecting line 3 c and the conductive layer 19 c together and a second connecting portion 109 b which connects the conductive layer 19 c and the source bus line 13 s together may be provided. If such a structure is adopted, a larger area should be allocated to these connecting portions 109 a and 109 b but the source bus line 13 s and the gate connecting line 3 c can be connected together more securely without increasing the interconnection resistance.
  • This embodiment includes an etch stop 9 to protect the channel region 7 c over the oxide semiconductor layer 7 .
  • FIG. 6 is a cross-sectional view illustrating an oxide semiconductor TFT 203 in the semiconductor device 1002 of this embodiment.
  • any component also shown in FIG. 1 is identified by the same reference numeral and its description will be omitted herein.
  • a plan view of this semiconductor device 1002 is the same as what is shown in FIG. 1 , and will be omitted herein.
  • an etch stop 9 is arranged in contact with a portion of the upper surface of the oxide semiconductor layer 7 to be a channel region 7 c .
  • the etch stop 9 just needs to contact with at least that portion of the upper surface of the oxide semiconductor layer 7 to be the channel region 7 c .
  • Source and drain electrodes 13 as and 13 ad are arranged on the etch stop 9 and on the oxide semiconductor layer 7 . At least a part of the source bus line (not shown) is also arranged on the oxide semiconductor layer 7 .
  • a low reflecting layer 4 s , 4 d has been formed between the oxide semiconductor layer 7 and the source bus line and between the oxide semiconductor layer 7 and the source and drain electrodes 13 as and 13 ad .
  • the respective lower surfaces of the source bus line and source and drain electrodes 13 as and 13 ad are in contact with the low reflecting layer 4 s , 4 d except their portions that contact with the etch stop 9 .
  • the composition of the low reflecting layer 4 s , 4 d may be the same as what has already been described with reference to FIG. 2 .
  • the respective lower surfaces of the source bus line and source and drain electrodes 13 as and 13 ad are in contact with the low reflecting layer 4 s , 4 d , it is also possible to prevent the light that has entered this semiconductor device 1002 from being repeatedly reflected from the respective surfaces of the source bus line, source and drain electrodes 13 as , 13 ad , gate bus line and gate electrode 3 a and incident on the channel region 7 c of the oxide semiconductor layer 7 as in the embodiment described above.
  • the channel region 7 c is shielded from light by the gate electrode 3 a when viewed from over the back surface of the substrate 1 , it is also possible to prevent the light that has come through the back surface of the substrate 1 from being directly incident on the channel region 7 c.
  • the end E 1 of the low reflecting layer 4 s that faces the channel region 7 c is suitably located closer to the drain electrode 14 ad than the end E 2 of the source electrode 13 as that faces the channel region 7 c and that contacts with the oxide semiconductor layer 7 is.
  • a portion of the low reflecting layer 4 is suitably located under the etch stop 9 .
  • the end E 3 of the low reflecting layer 4 d that faces the channel region 7 c is suitably located closer to the source electrode 13 as than the end E 4 of the drain electrode 13 ad that faces the channel region 7 c and that contacts with the oxide semiconductor layer 7 is.
  • the distance Ds as measured in the channel length direction between the ends E 1 and E 2 may be 0.1 ⁇ m to 1.0 ⁇ m, for example.
  • the distance Dd as measured in the channel length direction between the ends E 3 and E 4 may also be 0.1 ⁇ m to 1.0 ⁇ m, for example.
  • the process damage to be done on the oxide semiconductor layer 7 in an etching process step to separate the source and drain electrodes 13 as , 13 ad from each other, in particular, can be cut down. Consequently, deterioration of the oxide semiconductor layer 7 (i.e., decrease in its resistance) can be minimized even more effectively.
  • any insulating film may be used as the etch stop 9 but an oxide film such as an SiO 2 film is suitably used as the etch stop 9 . If an oxide film is used, oxygen deficiencies, if any, in the oxide semiconductor layer 7 can be repaired with oxygen included in the oxide film. As a result, the oxygen deficiencies of the oxide semiconductor layer 7 can be reduced even more effectively.
  • the structure of the source-gate connecting portion in the semiconductor device 1002 of this embodiment may be the same as any of the structures that have already been described with reference to FIGS. 5( a ) through 5 ( c ).
  • FIGS. 7( a ) through 7 ( h ) are cross-sectional views illustrating respective process steps to fabricate an oxide semiconductor TFT 203 on the substrate 1 .
  • any component also shown in FIG. 6 and having substantially the same function as its counterpart is identified by the same reference numeral and its description will be omitted herein for the sake of simplicity.
  • a gate bus line, a gate electrode 3 a , a gate insulating layer and an oxide semiconductor layer 7 are formed on a substrate 1 such as a glass substrate.
  • a substrate 1 such as a glass substrate.
  • These members may be formed in the same way, and may be made of the same materials, as their counterparts that have already been described with reference to FIGS. 3( a ) through 3 ( c ).
  • an etch stop 9 is formed on a portion of the oxide semiconductor layer 7 to be a channel region.
  • the insulating film is patterned by photolithographic process, thereby obtaining the etch stop 9 .
  • a silicon dioxide film, a silicon nitride film, a silicon oxynitride film or a stack of any of these films may be used.
  • the insulating film may have a thickness of 30 nm to 300 nm, for example.
  • the etch stop 9 it is possible to avoid doming etch damage on the oxide semiconductor layer 7 when an etching process step is carried out later to separate the source and drain electrodes from each other. Consequently, deterioration in the TFT performance due to such an etch damage can be minimized. Nevertheless, compared to a situation where no etch stop 9 is provided (see FIG. 3) , the number of process steps to perform increases, and therefore, the productivity decreases.
  • source and drain electrodes (which may be a single-layer titanium film with a thickness of 30 nm to 150 nm) 13 as , 13 ad are formed over the etch stop 9 and the oxide semiconductor layer 7 , and a source bus line (not shown) is formed on the oxide semiconductor layer 7 .
  • a first interlayer insulating layer (with a thickness of 100 nm to 500 nm) 20 A is formed as a passivation film over the source bus line and the source and drain electrodes 13 as and 13 ad.
  • the source bus line and the source and drain electrodes 13 as and 13 ad are arranged in contact with the upper surface of the oxide semiconductor layer 7 .
  • the source bus line and the source and drain electrodes 13 as , 13 ad may be formed in the same way, and may be made of the same materials, as their counterparts that have already been described with reference to FIG. 3( d ).
  • the first interlayer insulating layer 20 A may be formed in the same way, and may be made of the same material, as its counterpart that has already been described with reference to FIG. 3( e ).
  • an annealing process is carried out in a temperature range of 200 to 400° C. for two hours within an air atmosphere.
  • a low reflecting layer 4 s is formed between the source electrode 13 as and the oxide semiconductor layer 7 and a low reflecting layer 4 d is formed between the drain electrode 13 ad and the oxide semiconductor layer 7 as shown in FIG. 7( f ).
  • a hole 14 A is cut through the first interlayer insulating layer 20 A to partially expose the surface of the drain electrode 13 ad.
  • a second interlayer insulating layer 20 B (which may be a positive photosensitive resin film, for example) and a pixel electrode 19 are formed.
  • These members may be formed in the same way, and may be made of the same materials, as their counterparts that have already been described with reference to FIGS. 3( g ) and 3 ( h ).
  • a semiconductor device 1002 including an oxide semiconductor TFT 203 is completed.
  • the semiconductor device of this embodiment does not have to have the configuration shown in FIG. 6 .
  • the source electrode 13 as may be connected to the oxide semiconductor layer 7 via the low reflecting layer 4 s in a hole that has been cut through the etch stop 9 as in the semiconductor device 1003 shown in FIG. 8 . If such a configuration is adopted, the damage to be done on the oxide semiconductor layer 7 in the etching process step to separate the source and drain electrodes from each other can be further reduced. In that case, however, the low reflecting layer 4 s is arranged under only a portion of the lower surface of the source electrode 13 as , and the stray light can be reduced less effectively than in the semiconductor device 1002 shown in FIG. 6 .
  • the drain electrode 13 ad may also be connected to the oxide semiconductor layer 7 via the low reflecting layer 4 d in a hole that has been cut through the etch stop 9 .
  • FIGS. 9( a ) through 9 ( c ) are cross-sectional views illustrating exemplary structures for the source-gate connecting portion of the semiconductor device 1003 .
  • the source bus line (source line) 13 s and the gate connecting line 3 c may be electrically connected together with the low reflecting layer 4 s and the oxide semiconductor layer 7 interposed between them as shown in FIG. 9( a ).
  • the source line 13 s and the gate connecting line 3 c may also be connected together through a conductive layer 19 c as shown in FIG. 9( b ).
  • a portion of the etch stop 9 between the oxide semiconductor layer 7 and the source line 13 s is suitably removed.
  • the low reflecting layer 4 s is formed in contact with the lower surface of the source line 13 s , and therefore, multiple reflection of the incoming light between the source line 13 s and the gate connecting line 3 c can be reduced.
  • a first connecting portion which connects the conductive layer 19 c and the gate connecting line 3 c together and a second connecting portion which connects the conductive layer 19 c and the source line 13 s together may be provided.
  • a portion of the etch stop 9 between the oxide semiconductor layer 7 and the source line 13 is suitably removed in the second connecting portion.
  • the low reflecting layer 4 s is formed in contact with the lower surface of the source line 13 s , and therefore, multiple reflection of the incoming light between the source line 13 s and the gate connecting line 3 c of the first connecting portion can be reduced.
  • the semiconductor device of this embodiment is implemented as a liquid crystal display device which includes an oxide semiconductor TFT and which has been fabricated with a liquid crystal material injected by dripping method.
  • a liquid crystal display device includes a pair of substrates and a liquid crystal layer interposed between the two substrates.
  • a seal member is applied onto one of the two substrates so as to surround an area to define the liquid crystal layer, and a liquid crystal material is dripped inside that area.
  • a liquid crystal panel is formed by bonding the two substrates together, and a portion of the liquid crystal panel that is surrounded with the seal member is entirely filled with the liquid crystal material.
  • the seal member is irradiated with ultraviolet ray (UV ray) and cured.
  • UV ray ultraviolet ray
  • the UV ray used to cure the seal member may be reflected repeatedly between the two substrates and may be incident on the channel region of the oxide semiconductor TFT. If the UV ray is incident on the channel region, the performance of the TFT will deteriorate as will be described later. For that reason, in the conventional liquid crystal display device, no TFTs may be arranged near the seal member, and therefore, the non-display area (i.e., the frame area) should be expanded, which is a problem.
  • FIG. 13 is a graph showing how the voltage-current characteristic of an oxide semiconductor TFT changes before and after its channel region is irradiated with a UV ray.
  • the oxide semiconductor TFT which was used to evaluate its characteristic may be an IGZO-TFT with the conventional TFT structure shown in FIG. 14( a ).
  • FIG. 13 if the channel region of the oxide semiconductor TFT is irradiated with a UV ray, its turn-on voltage and threshold voltage both tend to shift toward the negative quadrant (i.e., these voltages tend to decrease).
  • an oxide semiconductor layer is provided according to this embodiment as a light absorbing layer (UV absorbing layer) between the area where the seal member is applied and the display area.
  • the oxide semiconductor layer absorbs a UV ray, and therefore, can prevent the UV ray from being reflected a number of times and eventually incident on the display area.
  • FIGS. 10( a ) and 10 ( b ) are respectively a plan view and an enlarged cross-sectional view illustrating a part of the peripheral portion of the liquid crystal display device of this embodiment.
  • This liquid crystal display device 2001 includes a liquid crystal layer 30 , a rear substrate 32 which is arranged behind the liquid crystal layer 30 , and a front substrate 34 which is arranged closer to the viewer than the liquid crystal layer 30 is. Also, when viewed along a normal to the substrate 32 , this liquid crystal display device 2001 has a display area 36 including a plurality of pixels and a frame area 37 which surrounds the display area 36 . A seal portion 38 to inject the liquid crystal material hermetically has been formed in the frame area 37 .
  • an oxide semiconductor TFT 103 is provided on the rear substrate 32 .
  • the oxide semiconductor TFT 103 may have the structure that has already been described with reference to FIG. 1 or the structure that has been described with reference to FIG. 6 .
  • color filters not shown
  • a black matrix (opaque layer) 35 have been formed on the front substrate 34 .
  • an oxide semiconductor layer 7 e has been formed on the rear substrate 32 .
  • the oxide semiconductor layer 7 e may be made of the same semiconductor film (with a thickness of 10 nm to 300 nm) as the active layer of the oxide semiconductor TFT 103 .
  • the oxide semiconductor layer 7 e is suitably arranged between the seal portion 38 and the display area 36 so as to surround the display area 36 .
  • the oxide semiconductor layer 7 e just needs to be located closer to the display area 36 with respect to the seal portion 38 and does not have to surround the display area 36 entirely.
  • a black matrix 35 has been formed in the frame area 37 .
  • the seal portion 38 is located outside of the black matrix 35 and the oxide semiconductor layer 7 e.
  • the seal member that has been applied onto one of the two substrates is irradiated with an UV ray that has come from outside of the device, gets cured, and turns into the seal portion 38 .
  • the entire peripheral portion of the LCD panel may be irradiated with the UV ray 39 a that has come from over the front substrate 34 , for example.
  • Parts 39 b and 39 c of the incoming UV ray do enter this LCD panel but are absorbed into either the black matrix 35 or the oxide semiconductor layer 7 e and not incident on the display area 36 . Consequently, it is possible to prevent the incoming UV ray from being reflected a number of times inside this liquid crystal display device 2001 and eventually incident on the channel region of the oxide semiconductor TFT 103 .
  • the stray light to be produced by such multiple reflection of the UV ray can be reduced, the interval between the oxide semiconductor TFT 103 and the seal portion 38 can be shortened. As a result, the frame area 37 can have a smaller area (i.e., can be narrowed). Furthermore, according to this embodiment, when an oxide semiconductor layer to be the active layer of the oxide semiconductor TFT 103 is formed, the oxide semiconductor layer 7 e can also be formed out of the same semiconductor film. Therefore, deterioration of the TFT performance due to incidence of light can be minimized without increasing the number of manufacturing process steps to perform.
  • FIG. 11 is an enlarged cross-sectional view illustrating a part of the peripheral portion of another liquid crystal display device according to this embodiment.
  • any component also shown in FIG. 10 and having substantially the same function as its counterpart is identified by the same reference numeral and its description will be omitted herein for the sake of simplicity.
  • the seal portion 38 is arranged so as to partially overlap with the black matrix 35 .
  • a multilayer film 41 in which an oxide semiconductor layer 7 e , a low reflecting layer 4 e and a metal layer 13 e have been stacked in this order is arranged on the rear substrate 34 .
  • the multilayer film 41 comprised of the oxide semiconductor layer 7 e , the low reflecting layer 4 e and the metal layer 13 e is suitably arranged between the seal portion 38 and the display area 36 so as to surround the display area 36 . It should be noted that these layers just need to be located closer to the display area 36 with respect to the seal portion 38 and do not have to surround the display area 36 entirely.
  • the metal layer 13 e is arranged so as to face a portion of the black matrix 35 that overlaps with the seal portion 38 , and functions as a light reflecting layer (UV reflecting layer). Meanwhile, a portion 33 of the oxide semiconductor layer 7 e is suitably not covered with the metal layer 13 e . That portion 33 of the oxide semiconductor layer 7 e that is not covered with the metal layer 13 e functions as a light absorbing layer (UV absorbing layer).
  • the oxide semiconductor layer 7 e is also made of the same semiconductor film as the active layer of the oxide semiconductor TFT 103 .
  • the metal layer 13 e is made of the same metal film as the source and drain electrodes.
  • the low reflecting layer 4 e is a reaction layer which has been formed between the metal layer 13 e and the oxide semiconductor layer 7 e through an annealing process, and is formed simultaneously with the low reflecting layer 4 s , 4 d of the oxide semiconductor TFT 103 (see FIG. 1 ).
  • this liquid crystal display device 2002 a portion of the seal member which has been applied onto one of the two substrates is directly irradiated and cured with a UV ray 39 a that has come from outside of the device and transmitted through the front substrate 34 . Another portion of the seal member gets cured with a light ray 39 b that has come from outside of this device, transmitted through the front substrate 34 and then reflected from the surface of the metal layer 13 e.
  • parts 39 b and 39 c of the incoming UV ray do enter this LCD panel but are absorbed into either the black matrix 35 or the oxide semiconductor layer 7 e and not incident on the display area 36 , either. Consequently, it is possible to prevent the incoming UV ray from being reflected a number of times inside this liquid crystal display device 2002 and eventually incident on the channel region of the oxide semiconductor TFT 103 .
  • a part of the seal portion 38 can be arranged so as to overlap with the peripheral portion of the black matrix 35 .
  • the interval between the oxide semiconductor TFT 103 and the seal portion 38 can be shortened. As a result, the frame area 37 can have a smaller area (i.e., can be narrowed).
  • the multilayer film 41 comprised of the oxide semiconductor layer 7 e , the low reflecting layer 4 e and the metal layer 13 e may also be used as a static electricity protection line or a signal line. Then, the frame area can be further narrowed.
  • the oxide semiconductor layer 7 e , the low reflecting layer 4 e and the metal layer 13 e can be formed in the same process step as the process step of forming the oxide semiconductor TFT 103 .
  • deterioration of the TFT performance due to incidence of light can be minimized without increasing the number of manufacturing process steps to perform.
  • That portion 33 of the oxide semiconductor layer 7 e that is not covered with the metal layer 13 e can function as a UV absorbing layer, and the stray light can be reduced even more effectively. That portion 33 functioning as a UV absorbing layer is suitably located closer to the display area 36 than the seal portion 38 and the metal layer 13 e are.
  • a single oxide semiconductor layer may be provided as a UV absorbing layer closer to the display area 36 than the multilayer film 41 is, separately from the multilayer film 41 .
  • a semiconductor device according to this embodiment is implemented as a liquid crystal display device which includes an oxide semiconductor TFT and which has been fabricated by injecting a liquid crystal material by vacuum process.
  • a photocurable seal member is applied onto one of the two substrates so as to surround an area to define a liquid crystal layer.
  • a gap to inject a liquid crystal material through later is left.
  • the two substrates are bonded together and the seal member is irradiated and cured with a UV ray, thereby obtaining a pre-injection panel.
  • the pre-injection panel is loaded into a vacuum vessel and evacuated, thereby creating a vacuum inside the pre-injection panel.
  • the gap portion (i.e., an injection port) of the seal member is dipped into a liquid crystal material, and the internal space in the vacuum vessel is exposed to the air.
  • the liquid crystal material is injected through the injection port into the panel.
  • the injection port is closed with a photocurable resin (i.e., a gap closing member) to be cured with a UV ray or visible radiation.
  • a conventional liquid crystal display device including an oxide semiconductor TFT In a conventional liquid crystal display device including an oxide semiconductor TFT, light such as a UV ray used to cure the seal member or the gap closing member to close the liquid crystal material injection port may be reflected repeatedly inside the panel and may be incident on the channel region of the oxide semiconductor TFT. If the light is incident on the channel region, the performance of the TFT will deteriorate. For that reason, in the conventional liquid crystal display device, no TFTs may be arranged near the seal member or the gap closing member, and therefore, the frame area should be expanded, which is a problem.
  • a UV ray used to cure the seal member or the gap closing member to close the liquid crystal material injection port
  • a multilayer film comprised of an oxide semiconductor layer, a low reflecting layer and a metal layer and a black matrix are arranged in the area on which the seal member and the gap closing member are applied. In this manner, the multiple reflection of the incoming light can be minimized and the frame area can be narrowed.
  • FIGS. 12( a ) and 12 ( b ) are respectively a plan view and an enlarged cross-sectional view illustrating a part of the peripheral portion of the liquid crystal display device of this embodiment.
  • any component also shown in FIGS. 10 and 11 and having substantially the same function as its counterpart is identified by the same reference numeral and its description will be omitted herein for the sake of simplicity.
  • this liquid crystal display device 2003 has a display area 36 including a plurality of pixels and a frame area 37 which surrounds the display area 36 .
  • a seal portion 38 which surrounds the liquid crystal layer 30 and a gap closing portion 40 to close the liquid crystal material injection port of the seal portion 38 have been formed in the frame area 37 .
  • the seal portion 38 and the gap closing portion 40 are arranged so as to partially overlap with the black matrix 35 and the multilayer film 41 .
  • the multilayer film 41 is suitably arranged so as to surround the display area 36 .
  • the metal layer 13 e is arranged to face a portion of the black matrix 35 that overlaps with the gap closing portion 40 and functions as a light reflecting layer.
  • a portion of the upper surface of the oxide semiconductor layer 7 e is suitably not covered with the metal layer 13 e . That portion of the upper surface of the oxide semiconductor layer 7 e that is not covered with the metal layer 13 e functions as a light absorbing layer.
  • the oxide semiconductor layer 7 e is also made of the same semiconductor film as the active layer of the oxide semiconductor TFT 103 .
  • the metal layer 13 e is made of the same metal film as the source and drain electrodes.
  • the low reflecting layer 4 e is a reaction layer which has been formed between the metal layer 13 e and the oxide semiconductor layer 7 e through an annealing process, and is formed simultaneously with the low reflecting layer 4 s , 4 d of the oxide semiconductor TFT 103 (see FIG. 1 ).
  • a portion of the seal member and the gap closing member is directly irradiated and cured with light (such as a UV ray) 39 a that has come from outside of the device and transmitted through the front substrate 34 .
  • Another portion of the seal member and the gap closing member gets cured with a light ray 39 b that has come from outside of this device, transmitted through the front substrate 34 and then reflected from the surface of the metal layer 13 e.
  • parts 39 b and 39 c of the incoming light to cure the seal member and the gap closing member do enter this LCD panel but are absorbed into either the black matrix 35 or the oxide semiconductor layer 7 e and not incident on the display area 36 , either. Consequently, it is possible to prevent the incoming UV ray from being reflected a number of times inside this liquid crystal display device 2003 and eventually incident on the channel region of the oxide semiconductor TFT 103 .
  • a part of the gap closing portion 40 can be arranged so as to overlap with the peripheral portion of the black matrix 35 .
  • the interval between the oxide semiconductor TFT 103 and the gap closing portion 40 can be shortened.
  • the frame area 37 can have a smaller area (i.e., can be narrowed).
  • the multilayer film 41 comprised of the oxide semiconductor layer 7 e , the low reflecting layer 4 e and the metal layer 13 e may also be used as a static electricity protection line or a signal line. Then, the frame area can be further narrowed.
  • the oxide semiconductor layer 7 e , the low reflecting layer 4 e and the metal layer 13 e can be formed in the same process step as the process step of forming the oxide semiconductor TFT 103 .
  • deterioration of the TFT performance due to incidence of light can be minimized without increasing the number of manufacturing process steps to perform.
  • That exposed portion 33 functions as a light absorbing layer, and the stray light can be reduced even more effectively.
  • That portion functioning as a light absorbing layer is suitably located closer to the display area 36 than the seal portion 38 and the metal layer 13 e are.
  • a single oxide semiconductor layer may be provided as a light absorbing layer closer to the display area 36 than the multilayer film 41 is, separately from the multilayer film 41 .
  • the deterioration of the TFT performance due to incidence of stray light can also be minimized.
  • an oxide semiconductor layer may be used as the light absorbing layer. In that case, when viewed along a normal to the substrate, the seal portion and the gap closing portion are suitably arranged outside of the oxide semiconductor layer that functions as a light absorbing layer and the black matrix.
  • the present invention is applicable broadly to various types of devices that use a thin-film transistor.
  • Examples of such devices include circuit boards such as an active-matrix substrate, display devices such as a liquid crystal display, an organic electroluminescence (EL) display, and an inorganic electroluminescence display, image capture devices such as an image sensor, and electronic devices such as an image input device and a fingerprint scanner.
  • the present invention can be used particularly effectively in a liquid crystal display with a big monitor screen.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Nonlinear Science (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Manufacturing & Machinery (AREA)
  • Liquid Crystal (AREA)
  • Thin Film Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
US13/996,602 2010-12-27 2011-12-20 Semiconductor device and method for manufacturing same Abandoned US20130271690A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2010289440 2010-12-27
JP2010-289440 2010-12-27
PCT/JP2011/079547 WO2012090794A1 (fr) 2010-12-27 2011-12-20 Dispositif semi-conducteur et son procédé de fabrication

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2011/079547 A-371-Of-International WO2012090794A1 (fr) 2010-12-27 2011-12-20 Dispositif semi-conducteur et son procédé de fabrication

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/966,020 Division US9715145B2 (en) 2010-12-27 2015-12-11 Liquid crystal display device having a low reflecting layer made of the same material as the source electrode and the oxide semiconductor layer

Publications (1)

Publication Number Publication Date
US20130271690A1 true US20130271690A1 (en) 2013-10-17

Family

ID=46382905

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/996,602 Abandoned US20130271690A1 (en) 2010-12-27 2011-12-20 Semiconductor device and method for manufacturing same
US14/966,020 Active US9715145B2 (en) 2010-12-27 2015-12-11 Liquid crystal display device having a low reflecting layer made of the same material as the source electrode and the oxide semiconductor layer

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/966,020 Active US9715145B2 (en) 2010-12-27 2015-12-11 Liquid crystal display device having a low reflecting layer made of the same material as the source electrode and the oxide semiconductor layer

Country Status (7)

Country Link
US (2) US20130271690A1 (fr)
EP (1) EP2660869B1 (fr)
JP (1) JP5284545B2 (fr)
KR (1) KR101630022B1 (fr)
CN (1) CN103283029B (fr)
BR (1) BR112013015761A2 (fr)
WO (1) WO2012090794A1 (fr)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130277666A1 (en) * 2012-04-18 2013-10-24 Samsung Display Co., Ltd. Thin film transistor, thin film transistor array panel, and method of manufacturing a thin film transistor array panel
CN104409362A (zh) * 2014-11-13 2015-03-11 京东方科技集团股份有限公司 一种薄膜晶体管和阵列基板的制作方法及相应装置
US20150187800A1 (en) * 2013-12-27 2015-07-02 Samsung Display Co., Ltd. Display panel and method of manufacturing the same
US20150340455A1 (en) * 2013-08-29 2015-11-26 Boe Technology Group Co., Ltd. Thin film transistor and method of fabricating the same, array substrate and method of fabricating the same, and display device
US9202855B1 (en) * 2014-08-14 2015-12-01 Lg Display Co., Ltd. Organic light emitting display device including low reflective panel
US20150362810A1 (en) * 2014-06-16 2015-12-17 Boe Technology Group Co., Ltd. Array substrate and manufacturing method thereof, and display device
US20150364503A1 (en) * 2014-06-12 2015-12-17 Mitsubishi Electric Corporation Thin-Film Transistor, Active Matrix Substrate, Method of Manufacturing Thin-Film Transistor, and Method of Manufacturing Active Matrix Substrate
US20170148862A1 (en) * 2015-04-10 2017-05-25 Shenzhen China Star Optoelectronics Technology Co., Ltd. Array substrate, display device, and method for manufacturing array substrate
US9673231B2 (en) 2014-11-26 2017-06-06 Boe Technology Group Co., Ltd. Array substrate having via-hole conductive layer and display device
US9812581B2 (en) 2013-03-07 2017-11-07 Sharp Kabushiki Kaisha Semiconductor device and method for manufacturing same
CN109791892A (zh) * 2016-09-27 2019-05-21 夏普株式会社 有源矩阵基板及其制造方法
US20190198679A1 (en) * 2017-12-26 2019-06-27 Sharp Kabushiki Kaisha Thin film transistor substrate, liquid crystal display device including same, and method for producing thin film transistor substrate
KR20190075633A (ko) * 2017-12-21 2019-07-01 엘지디스플레이 주식회사 액정표시장치
US20190267575A1 (en) * 2017-02-22 2019-08-29 Boe Technology Group Co., Ltd. Display screen and manufacturing method thereof and display device
US10475872B2 (en) 2015-10-23 2019-11-12 Lg Display Co., Ltd. Display device with light blocking layer and manufacturing method thereof
CN110676263A (zh) * 2018-07-02 2020-01-10 夏普株式会社 有源矩阵基板和有源矩阵基板的制造方法
JP2020038989A (ja) * 2013-01-30 2020-03-12 株式会社半導体エネルギー研究所 半導体装置
US11391996B2 (en) * 2018-11-26 2022-07-19 Japan Display Inc. Display device

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9246011B2 (en) * 2012-11-30 2016-01-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JPWO2015046204A1 (ja) * 2013-09-27 2017-03-09 三菱電機株式会社 Ｔｆｔアレイ基板
KR102130516B1 (ko) * 2013-11-26 2020-07-06 엘지디스플레이 주식회사 산화물 박막트랜지스터 및 그 제조방법
JP6227396B2 (ja) * 2013-12-20 2017-11-08 株式会社ジャパンディスプレイ 薄膜トランジスタ及びそれを用いた表示装置
TWI686899B (zh) * 2014-05-02 2020-03-01 日商半導體能源研究所股份有限公司 半導體裝置、觸控感測器、顯示裝置
JP2016048706A (ja) * 2014-08-27 2016-04-07 三菱電機株式会社 アレイ基板およびその製造方法
CN107407846B (zh) * 2015-05-08 2021-10-29 株式会社Lg化学 薄膜晶体管基底和包括其的显示装置
US20180033642A1 (en) * 2015-12-18 2018-02-01 Boe Technology Group Co., Ltd Thin film transistor, array substrate, and display apparatus, and their fabrication methods
JP2018170319A (ja) * 2017-03-29 2018-11-01 株式会社Ｊｏｌｅｄ 半導体装置およびその製造方法、並びに表示装置
JP2020004859A (ja) * 2018-06-28 2020-01-09 堺ディスプレイプロダクト株式会社 薄膜トランジスタ、表示装置及び薄膜トランジスタの製造方法
CN110858035B (zh) * 2018-08-24 2022-12-02 夏普株式会社 液晶显示装置
WO2020170925A1 (fr) * 2019-02-21 2020-08-27 東レ株式会社 Transistor à effet de champ, son procédé de fabrication et dispositif de communication sans fil
KR20210069289A (ko) * 2019-12-03 2021-06-11 엘지디스플레이 주식회사 디스플레이 장치

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008219008A (ja) * 2007-02-28 2008-09-18 Samsung Electronics Co Ltd 薄膜トランジスタ及びその製造方法
US20100207119A1 (en) * 2009-02-13 2010-08-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including a transistor, and manufacturing method of the semiconductor device
US20100301325A1 (en) * 2009-05-27 2010-12-02 Jong-Uk Bae Oxide thin film transistor and method of fabricating the same

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6255130B1 (en) * 1998-11-19 2001-07-03 Samsung Electronics Co., Ltd. Thin film transistor array panel and a method for manufacturing the same
JP3766563B2 (ja) * 1999-05-17 2006-04-12 株式会社日立製作所 液晶表示装置
JP2001222017A (ja) * 1999-05-24 2001-08-17 Fujitsu Ltd 液晶表示装置及びその製造方法
JP2001083529A (ja) * 1999-09-16 2001-03-30 Hitachi Ltd 液晶表示装置及びその製造方法
KR101206033B1 (ko) * 2006-04-18 2012-11-28 삼성전자주식회사 ＺｎＯ 반도체 박막의 제조방법 및 이를 이용한박막트랜지스터 및 그 제조방법
KR101287767B1 (ko) * 2006-09-22 2013-07-18 엘지디스플레이 주식회사 액정모듈 및 이의 제조방법
TWI575293B (zh) * 2007-07-20 2017-03-21 半導體能源研究所股份有限公司 液晶顯示裝置
US8258511B2 (en) * 2008-07-02 2012-09-04 Applied Materials, Inc. Thin film transistors using multiple active channel layers
TWI570937B (zh) * 2008-07-31 2017-02-11 半導體能源研究所股份有限公司 半導體裝置及其製造方法
JP5339825B2 (ja) * 2008-09-09 2013-11-13 富士フイルム株式会社 薄膜電界効果型トランジスタおよびそれを用いた表示装置
JP5430113B2 (ja) * 2008-10-08 2014-02-26 キヤノン株式会社 電界効果型トランジスタ及びその製造方法
TWI613489B (zh) 2008-12-03 2018-02-01 半導體能源研究所股份有限公司 液晶顯示裝置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008219008A (ja) * 2007-02-28 2008-09-18 Samsung Electronics Co Ltd 薄膜トランジスタ及びその製造方法
US20100207119A1 (en) * 2009-02-13 2010-08-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including a transistor, and manufacturing method of the semiconductor device
US20100301325A1 (en) * 2009-05-27 2010-12-02 Jong-Uk Bae Oxide thin film transistor and method of fabricating the same

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9059046B2 (en) * 2012-04-18 2015-06-16 Samsung Display Co., Ltd. Thin film transistor, thin film transistor array panel, and method of manufacturing a thin film transistor array panel
US20130277666A1 (en) * 2012-04-18 2013-10-24 Samsung Display Co., Ltd. Thin film transistor, thin film transistor array panel, and method of manufacturing a thin film transistor array panel
JP2020038989A (ja) * 2013-01-30 2020-03-12 株式会社半導体エネルギー研究所 半導体装置
US9812581B2 (en) 2013-03-07 2017-11-07 Sharp Kabushiki Kaisha Semiconductor device and method for manufacturing same
US9455324B2 (en) * 2013-08-29 2016-09-27 Boe Technology Group Co., Ltd. Thin film transistor and method of fabricating the same, array substrate and method of fabricating the same, and display device
US20150340455A1 (en) * 2013-08-29 2015-11-26 Boe Technology Group Co., Ltd. Thin film transistor and method of fabricating the same, array substrate and method of fabricating the same, and display device
US20150187800A1 (en) * 2013-12-27 2015-07-02 Samsung Display Co., Ltd. Display panel and method of manufacturing the same
US9559124B2 (en) * 2013-12-27 2017-01-31 Samsung Display Co., Ltd. Display panel
US20150364503A1 (en) * 2014-06-12 2015-12-17 Mitsubishi Electric Corporation Thin-Film Transistor, Active Matrix Substrate, Method of Manufacturing Thin-Film Transistor, and Method of Manufacturing Active Matrix Substrate
US9673232B2 (en) * 2014-06-12 2017-06-06 Mitsubishi Electric Corporation Thin-film transistor, active matrix substrate, method of manufacturing thin-film transistor, and method of manufacturing active matrix substrate
US20150362810A1 (en) * 2014-06-16 2015-12-17 Boe Technology Group Co., Ltd. Array substrate and manufacturing method thereof, and display device
US9202855B1 (en) * 2014-08-14 2015-12-01 Lg Display Co., Ltd. Organic light emitting display device including low reflective panel
KR102251840B1 (ko) * 2014-08-14 2021-05-13 엘지디스플레이 주식회사 저반사 패널을 포함하는 유기발광 표시장치
KR20160021342A (ko) * 2014-08-14 2016-02-25 엘지디스플레이 주식회사 저반사 패널을 포함하는 유기발광 표시장치
CN104409362A (zh) * 2014-11-13 2015-03-11 京东方科技集团股份有限公司 一种薄膜晶体管和阵列基板的制作方法及相应装置
US9923085B2 (en) * 2014-11-13 2018-03-20 Boe Technology Group Co., Ltd. Method for manufacturing a thin film transistor and an array substrate, and corresponding devices
US9673231B2 (en) 2014-11-26 2017-06-06 Boe Technology Group Co., Ltd. Array substrate having via-hole conductive layer and display device
US20170148862A1 (en) * 2015-04-10 2017-05-25 Shenzhen China Star Optoelectronics Technology Co., Ltd. Array substrate, display device, and method for manufacturing array substrate
US9887255B2 (en) * 2015-04-10 2018-02-06 Shenzhen China Star Optoelectronics Technology Co., Ltd. Array substrate, display device, and method for manufacturing array substrate
US10475872B2 (en) 2015-10-23 2019-11-12 Lg Display Co., Ltd. Display device with light blocking layer and manufacturing method thereof
TWI679468B (zh) * 2015-10-23 2019-12-11 南韓商樂金顯示科技股份有限公司 顯示裝置及其製造方法
CN109791892A (zh) * 2016-09-27 2019-05-21 夏普株式会社 有源矩阵基板及其制造方法
US20190267575A1 (en) * 2017-02-22 2019-08-29 Boe Technology Group Co., Ltd. Display screen and manufacturing method thereof and display device
US10665822B2 (en) * 2017-02-22 2020-05-26 Boe Technology Group Co., Ltd. Display screen and manufacturing method thereof and display device
KR20190075633A (ko) * 2017-12-21 2019-07-01 엘지디스플레이 주식회사 액정표시장치
KR102459046B1 (ko) 2017-12-21 2022-10-25 엘지디스플레이 주식회사 액정표시장치
US20190198679A1 (en) * 2017-12-26 2019-06-27 Sharp Kabushiki Kaisha Thin film transistor substrate, liquid crystal display device including same, and method for producing thin film transistor substrate
CN110676263A (zh) * 2018-07-02 2020-01-10 夏普株式会社 有源矩阵基板和有源矩阵基板的制造方法
US10879273B2 (en) 2018-07-02 2020-12-29 Sharp Kabushiki Kaisha Active matrix substrate
US11391996B2 (en) * 2018-11-26 2022-07-19 Japan Display Inc. Display device
US11656505B2 (en) 2018-11-26 2023-05-23 Japan Display Inc. Display device

Also Published As

Publication number Publication date
CN103283029B (zh) 2016-03-30
US9715145B2 (en) 2017-07-25
US20160097944A1 (en) 2016-04-07
EP2660869A1 (fr) 2013-11-06
JPWO2012090794A1 (ja) 2014-06-05
EP2660869A4 (fr) 2017-08-30
KR101630022B1 (ko) 2016-06-13
WO2012090794A1 (fr) 2012-07-05
CN103283029A (zh) 2013-09-04
BR112013015761A2 (pt) 2018-11-06
EP2660869B1 (fr) 2020-10-21
JP5284545B2 (ja) 2013-09-11
KR20130133258A (ko) 2013-12-06

Similar Documents

Publication Publication Date Title
US9715145B2 (en) Liquid crystal display device having a low reflecting layer made of the same material as the source electrode and the oxide semiconductor layer
US10438973B2 (en) Display device and method for manufacturing same
US10451946B2 (en) Semiconductor device, liquid crystal display device, and semiconductor device manufacturing method
US10656483B2 (en) Semiconductor apparatus and method for manufacturing semiconductor apparatus
US8957418B2 (en) Semiconductor device and display apparatus
US8592811B2 (en) Active matrix substrate and display panel
US20130023086A1 (en) Active matrix substrate, display panel provided with same, and method for manufacturing active matrix substrate
CN110931505B (zh) 显示装置
US8623681B2 (en) Thin film transistor substrate, method for manufacturing the same, and liquid crystal display panel
US20180120656A1 (en) Liquid crystal display device
US8698152B2 (en) Display panel and thin film transistor substrate
US9812581B2 (en) Semiconductor device and method for manufacturing same
KR100550703B1 (ko) 전기 광학 장치 및 반도체 장치의 제조 방법
WO2016104185A1 (fr) Dispositif d'affichage
US20120242923A1 (en) Thin film transistor substrate, method for manufacturing the same, and display device
US20130264568A1 (en) Semiconductor device, color filter substrate, display device provided with color filter substrate, and method for manufacturing semiconductor device
JP3799943B2 (ja) 電気光学装置およびプロジェクタ
JP3767204B2 (ja) 電気光学装置
US10976626B2 (en) Display device
JP4284950B2 (ja) 電気光学装置及びその製造方法並びに電子機器
JP4269659B2 (ja) 電気光学装置及びその製造方法並びに電子機器
KR20150061415A (ko) 산화물 반도체 박막 트랜지스터 및 그 제조방법, 액티브 매트릭스형 표시장치
JP2004246315A (ja) 電気光学基板の製造方法、電気光学装置の製造方法、電気光学装置及び電子機器
US20200227560A1 (en) Semiconductor device and display device
JP2002357820A (ja) 反射型液晶表示装置

Legal Events

Date Code Title Description
AS Assignment

Owner name: SHARP KABUSHIKI KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MATSUKIZONO, HIROSHI;REEL/FRAME:030658/0858

Effective date: 20130418

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION