US10003410B2 - Optical receiver, optical termination device, and optical communication system - Google Patents

Optical receiver, optical termination device, and optical communication system Download PDF

Info

Publication number
US10003410B2
US10003410B2 US15/507,924 US201515507924A US10003410B2 US 10003410 B2 US10003410 B2 US 10003410B2 US 201515507924 A US201515507924 A US 201515507924A US 10003410 B2 US10003410 B2 US 10003410B2
Authority
US
United States
Prior art keywords
signal
time constant
voltage
output
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US15/507,924
Other languages
English (en)
Other versions
US20170294970A1 (en
Inventor
Daisuke Mita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Assigned to MITSUBISHI ELECTRIC CORPORATION reassignment MITSUBISHI ELECTRIC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MITA, DAISUKE
Publication of US20170294970A1 publication Critical patent/US20170294970A1/en
Application granted granted Critical
Publication of US10003410B2 publication Critical patent/US10003410B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/60—Receivers
    • H04B10/61—Coherent receivers
    • H04B10/616—Details of the electronic signal processing in coherent optical receivers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/04—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only
    • H03F3/08—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/08—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
    • H03F1/083—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements in transistor amplifiers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers
    • H03G3/20—Automatic control
    • H03G3/30—Automatic control in amplifiers having semiconductor devices
    • H03G3/3084—Automatic control in amplifiers having semiconductor devices in receivers or transmitters for electromagnetic waves other than radiowaves, e.g. lightwaves
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers
    • H03G3/20—Automatic control
    • H03G3/30—Automatic control in amplifiers having semiconductor devices
    • H03G3/3089—Control of digital or coded signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/27—Arrangements for networking
    • H04B10/272—Star-type networks or tree-type networks
    • H04B10/611—
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/60—Receivers
    • H04B10/61—Coherent receivers
    • H04B10/615—Arrangements affecting the optical part of the receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/60—Receivers
    • H04B10/61—Coherent receivers
    • H04B10/616—Details of the electronic signal processing in coherent optical receivers
    • H04B10/6165—Estimation of the phase of the received optical signal, phase error estimation or phase error correction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/60—Receivers
    • H04B10/61—Coherent receivers
    • H04B10/65—Intradyne, i.e. coherent receivers with a free running local oscillator having a frequency close but not phase-locked to the carrier signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/60—Receivers
    • H04B10/66—Non-coherent receivers, e.g. using direct detection
    • H04B10/69—Electrical arrangements in the receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/60—Receivers
    • H04B10/66—Non-coherent receivers, e.g. using direct detection
    • H04B10/69—Electrical arrangements in the receiver
    • H04B10/691—Arrangements for optimizing the photodetector in the receiver
    • H04B10/6911—Photodiode bias control, e.g. for compensating temperature variations
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/60—Receivers
    • H04B10/66—Non-coherent receivers, e.g. using direct detection
    • H04B10/69—Electrical arrangements in the receiver
    • H04B10/693—Arrangements for optimizing the preamplifier in the receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/408—Indexing scheme relating to amplifiers the output amplifying stage of an amplifier comprising three power stages

Definitions

  • the present invention relates to an optical receiver that receives an optical signal, an optical termination device including the optical receiver, and an optical communication system including the optical termination device.
  • PON Passive Optical Network
  • the PON system is configured from one OLT (Optical Line Terminal), which is an optical termination device of a station-side apparatus, and ONUs (Optical Network Units), which are a plurality of subscriber-side terminal devices, connected via an optical star coupler.
  • OLT Optical Line Terminal
  • ONUs Optical Network Units
  • Light reception levels of optical signals received by the OLT from the ONUs depend on the distances between the ONUs, which are transmission sources of the optical signals, and the OLT. However, the distances between the OLT and the ONUS are not the same concerning all of the ONUs. Therefore, an optical receiver used in the OLT is required to have a wide dynamic range characteristic for stably reproducing packets having different light reception levels.
  • a preamplifier mounted on the optical receiver includes an AGC (Automatic Gain Control) circuit.
  • the other ONUs cannot transmit packets.
  • time among the packets needs to be reduced.
  • a specific bit called preamble is stored in the head of the packet transmitted from the ONU.
  • the preamble is used for synchronization.
  • a short preamble has to be used to receive the following payload in synchronization with the preamble. Therefore, the AGC circuit included in the preamplifier is required to have a high-speed burst reception characteristic for completing AGC convergence at high speed using the short preamble.
  • the optical receiver including the preamplifier is required to have, simultaneously with the high-speed burst reception characteristic, high identical code succession tolerance capable of stably performing reception even during identical code succession bit input.
  • the high-speed burst reception characteristic and the identical code succession tolerance are in a tradeoff relation. It is difficult to achieve both of the high-speed burst reception characteristic and the identical code succession tolerance.
  • some optical receiver includes an AOC (Auto-Offset Control: auto-offset voltage adjustment or auto-offset compensation) circuit that compensates for an offset voltage between input burst signals or differential output signals of an internal differential amplification circuit.
  • AOC Auto-Offset Control: auto-offset voltage adjustment or auto-offset compensation
  • the ACC circuit is required to have both of the high-speed burst reception characteristic and the identical code succession tolerance. That is, voltage control circuits such as the AOC circuit and the AGC circuit in the optical receiver of the OLT are required to have both of the high-speed burst reception characteristic and the identical code succession tolerance.
  • an amplification circuit includes an AOC circuit that compensates for an offset voltage of an input burst signal and outputs the offset voltage on the basis of an offset voltage detected and retained at a time constant variably controlled by a time constant control signal, a pulse detection circuit that detects presence or absence of a pulse from the burst signal and outputs a pulse detection signal; and a time-constant control circuit that outputs, on the basis of the pulse detection signal, to the AOC circuit, a time constant control circuit for reducing, that is, shortening the time constant in a pulse detection section and increasing, that is, lengthening the time constant in a pulse non-detection section.
  • the amplification circuit includes an LIA (Limiting Amplifier) that is connected to, for example, a post stage of a preamplifier and amplifies and limits the burst signal to have constant amplitude.
  • LIA LiA
  • the amplification circuit includes the AOC circuit.
  • a time constant switching scheme for achieving both of the high-speed burst reception characteristic and the identical code succession tolerance is used.
  • the amplification circuit described in Patent Literature 1 described below detects presence or absence of a pulse and is controlled to reduce the time constant in the pulse detection section to make it possible to output an output burst signal having a stable waveform in a short time and, on the other hand, is controlled to increase the time constant in the pulse non-detection section and can suppress fluctuation in a control signal of the AOC circuit even in a section in which identical code bits are consecutively input.
  • Patent Literature 2 described below a time constant switching scheme same as the time constant switching scheme in the Patent Literature 1 described below is applied in an amplification circuit.
  • the time constant of the AOC circuit is set to a small value to improve initial response speed of feedback compensation.
  • the time constant is increased to suppress baseline fluctuation of a signal even if identical code bits are consecutively received. An eye aperture can be increased and stability is improved.
  • time constant control is realized by using the pulse detection circuit.
  • the time constant control is realized by using a signal detector (SD) that detects a voltage signal output from the LIA.
  • SD signal detector
  • Patent Literature 1 Japanese Patent Application Laid-Open No. 2009-246535
  • Patent Literature 2 Japanese Patent Application Laid-Open No. 2010-178256.
  • the optical receiver it is likely that switching timing of the time constant shifts because of a malfunction.
  • the malfunction means that, in the optical receiver, switching of the time constant of the voltage control circuit from a small time constant to a large time constant is not performed at appropriate timing with respect to control operation of the voltage control circuit. For example, after the control operation of the voltage control circuit is started at the small time constant, when the switching to the large time constant is performed before the control operation converges, control by the voltage control circuit at the small time constant sometimes cannot exhibit desired performance.
  • the present invention has been devised in view of the above and an object of the present invention is to obtain an optical receiver, an optical termination device, and an optical communication system that can suppress waveform distortion in a reception waveform.
  • an optical receiver includes: a photocurrent conversion element to convert an input optical signal into a current signal; an amplifier to convert the current signal output from the photocurrent conversion element into a voltage signal; and a voltage control circuit having a time constant switching function, the voltage control circuit generating an output signal for controlling the voltage signal. Further, the optical receiver includes a detection circuit to, after detecting convergence completion of the voltage control circuit on the basis of the output signal, output, to the voltage control circuit, a time constant switching control signal for switching a time constant of the voltage control circuit from a first time constant to a second time constant larger than the first time constant.
  • the optical receiver, the optical termination device, and the optical communication system according to the present invention achieves an effect that it is possible to suppress waveform distortion in a reception waveform.
  • FIG. 1 is a block diagram showing an example of a circuit configuration of a conventional optical receiver.
  • FIG. 2 is a timing chart showing operation during packet input of the conventional optical receiver.
  • FIG. 3 is a timing chart showing the operation during the packet input of the conventional optical receiver.
  • FIG. 4 is a block diagram showing an example of a circuit configuration of an optical receiver in a first embodiment.
  • FIG. 5 is a timing chart for explaining time constant switching operation of the optical receiver in the first embodiment.
  • FIG. 6 is a diagram showing a configuration example of an AOC in the first embodiment.
  • FIG. 7 is a block diagram showing an example of a circuit configuration of a convergence-state detection circuit in the first embodiment.
  • FIG. 8 is a timing chart for explaining the operations of components of the convergence-state detection circuit in the first embodiment.
  • FIG. 9 is a block diagram showing an example of a circuit configuration of an optical receiver in a second embodiment.
  • FIG. 10 is a timing chart for explaining time constant switching operation of the optical receiver in the second embodiment.
  • FIG. 11 is a timing chart for explaining the operations of components of a convergence-state detection circuit in the second embodiment.
  • FIG. 12 is a block diagram showing an example of a circuit configuration of an optical receiver in a third embodiment.
  • FIG. 13 is a block diagram showing an example of a circuit configuration of a convergence-state detection circuit in the third embodiment.
  • FIG. 14 is a timing chart for explaining the operation of the convergence-state detection circuit in the third embodiment.
  • FIG. 15 is a block diagram showing an example of a circuit configuration of an optical receiver in a fourth embodiment.
  • FIG. 16 is a timing chart for explaining time constant switching operation of the optical receiver in the fourth embodiment.
  • FIG. 17 is a block diagram showing an example of a circuit configuration of a convergence-state detection circuit in the fourth embodiment.
  • FIG. 18 is a timing chart for explaining the operation of the convergence-state detection circuit at the time when convergence completion time of an AOC is earlier than convergence completion time of an AGC.
  • FIG. 19 is a timing chart for explaining the operation of the convergence-state detection circuit at the time when the convergence completion time of the AOC is later than the convergence completion time of the AGC.
  • FIG. 20 is a block diagram showing an example of a circuit configuration of an optical receiver in a fifth embodiment.
  • FIG. 21 is a block diagram showing a configuration example of an AGC in the fifth embodiment.
  • FIG. 22 is a diagram showing a configuration example of a convergence-state detection circuit in the fifth embodiment.
  • FIG. 23 is a timing chart for explaining time constant switching operation of the optical receiver in the fifth embodiment.
  • FIG. 24 is a block diagram showing an example of a circuit configuration of an optical receiver not including an AOC in the fifth embodiment.
  • FIG. 25 is a block diagram showing an example of a circuit configuration of an optical receiver that switches time constants of both of the AGO and the AOC in the fifth embodiment.
  • FIG. 26 is a block diagram showing an example of a circuit configuration of an optical receiver in a sixth embodiment.
  • FIG. 27 is a diagram showing a configuration example of an optical communication system in a seventh embodiment.
  • FIG. 1 is a block diagram showing an example of a circuit configuration of a conventional optical receiver 100 .
  • a block diagram of the optical receiver shown in FIG. 1 of Patent Literature 2 described above is simplified and shown.
  • a part of components shown in FIG. 1 of Patent Literature 2 described above is omitted.
  • the optical receiver 100 applied with a time constant switching scheme is mounted on an OLT and receives an optical signal from an ONU that configures an optical communication system in conjunction with the OLT.
  • the optical receiver 100 performs, in an APD (Avalanche Photo Diode) 1 , photocurrent conversion on the optical signal received from the ONU.
  • APD Anavalanche Photo Diode
  • the optical receiver 100 includes a TIA (Trans Impedance Amplifier) 21 that converts a current signal from the APD 1 into a voltage signal and outputs the voltage signal to receive packets having different reception levels, an SB (Signal to Balanced converter) 22 that converts a single-phase output signal, which is a voltage signal of a single phase output from the TIA 21 , into differential output signals and outputs the differential output signals, an AOC 230 including an integrator that integrates the differential output signals output from the SB 22 , the AOC 23 performing control to extract, with a current source 24 , a direct current output from the APD 1 to reduce a voltage difference between the differential output signals to zero on the basis of an integration result, and the current source 24 that extracts the current signal output from the APD 1 .
  • TIA Trans Impedance Amplifier
  • SB Signal to Balanced converter
  • the AOC 230 is correctly an auto-offset compensation circuit, that is, an AOC circuit.
  • the AOC circuit is referred to as AOC 230 according to Patent Literature 2.
  • the AOC 230 adopts a scheme including the integrator. However, this is an example and the AOC 230 is not limited to this.
  • the AOC 230 is incorporated in a preamplifier 20 .
  • the AOC 230 can be provided on the outside. This is an example and the AOC 230 is not limited to this.
  • the optical receiver 100 includes an LIA 31 that shapes a waveform of the differential output signals output from the SB 22 and outputs the differential output signals, the waveform of which is shaped, to a not-shown CDR (Clock Data Recovery) circuit in a post stage and the like and an SD 320 that detects presence or absence of the differential output signals output from the LIA 31 and outputs an SD signal indicating a detection result.
  • the SD 320 is present on the inside of the amplification circuit 30 and generates the SD signal on the basis of the differential output signals output from the LIA 31 .
  • FIG. 2 is a timing chart showing operation during packet input of the conventional optical receiver 100 .
  • input signals or output signals of blocks assumed in the optical receiver described in Patent Literature described above are schematically shown.
  • a packet input to the APD 1 as an optical signal that is, an input optical signal to the APD 1
  • an input signal to the LIA 21 is shown.
  • an extracted current extracted by the current source 24 is shown.
  • an SD signal output from the SD 320 is shown.
  • a positive-phase signal of differential outputs output from the LIA 31 is shown.
  • a second time constant, which is a time constant larger, that is, longer than the high-speed time constant is represented as low-speed time constant.
  • the horizontal axis of FIG. 2 indicates time t.
  • the AOC 230 integrates the differential output signals from the SF 22 and controls the current source 24 to reduce a difference between the differential output signals to zero on the basis of an integration result.
  • the SD 320 does not detect the differential output signals output from the LIA 31 . Therefore, in FIG. 2 , at a point in time when the input of the optical signal is started, the time constant of the AOC 230 is the high-speed time constant. The AOC 230 controls the current source 24 at high speed.
  • the current source 24 extracts, according to the control by the AOC 230 , a direct current from a current signal output from the APD 1 , whereby an offset voltage, which is a difference between the differential output signals output from the SB 22 , is cancelled, that is, compensated. Therefore, are offset voltage, which is a difference between the differential output signals input to the LIA 31 , is cancelled. It is possible to output a normal waveform having small reception waveform distortion from the LIA 31 .
  • the SD 320 After convergence time T 1 , which is time when AOC converging operation is completed, that is, the control by the AOC 230 converges, the SD 320 detects the differential output signals output from the LIA 31 and outputs an SD signal at time T 2 . That is, at time T 2 , the SD signal is switched from a value indicating that the differential output signals output from the LIA 31 are not detected to a value indicating that the differential output signals output from the LIA 31 are detected. The AOC 230 switches the time constant from the high-speed time constant to the low-speed time constant on the basis of the SD signal.
  • FIG. 3 timing chart showing operation during packet input of the conventional optical receiver 100 . Operation at timing when the time 12 of the SD signal output is earlier than the convergence time T 1 of the AOC converging operation completion is shown.
  • the AOC 230 which performs the offset compensation, operates at low speed and the time T 2 , when the SD signal is output, is earlier than the convergence time T 1 , when the AOC converging operation is completed, because of manufacturing variation, the influence of circuit temperature, power supply voltage fluctuation, and the like, in the AOC 230 , the time constant is switched to the low-speed time constant before the current source 24 extracts a desired direct current from a current signal output from the APD 1 .
  • the time constant is sometimes switched to the low-speed time constant before the desired direct current is extracted.
  • Such operation can be considered a kind of malfunction because the desired direct current cannot be extracted.
  • the input signal input to the TIA 21 and the extracted current extracted by the current source 24 respectively operate stably in a state in which the influence of the offset voltage is left as indicated by actual waveforms indicated by solid lines with respect to ideal waveforms indicated by dotted lines in FIG. 3 .
  • waveform distortion of the differential output signals output from the LIA 31 increases and deteriorates a reception characteristic.
  • FIG. 4 is a block diagram showing an example of a circuit configuration of an optical receiver 10 in this embodiment. It is assumed that the optical receiver 10 is mounted on an OLT and receives an optical signal from an ONU that configures an optical communication system in conjunction with the OLT.
  • the optical receiver 10 includes an APD 1 , which is a photocurrent conversion element that performs photocurrent conversion on the received optical signal from the ONU, that is, converts the input optical signal into a current signal, a preamplifier 2 that converts the current signal output from the APD 1 into a voltage signal and outputs the voltage signal, and an amplification circuit 3 that shapes a waveform of the voltage signal output from the preamplifier 2 to output the voltage signal to a not-shown CDR in a post stage or the like.
  • components having functions same as the functions of the components of the optical receiver 100 shown in FIG. 1 are denoted by reference numerals and signs same as the reference numerals and signs in FIG. 1 .
  • the preamplifier 2 is an amplifier that converts the current signal converted by the APD 1 into a voltage signal.
  • the preamplifier 2 includes the TIA 21 , which is a first amplifier, the SB 22 that converts a single-phase output signal of the TIA 21 into differential output signals, the AOC circuit 23 that integrates the differential output signals of the SB 22 and performs control to extract, with the current source 24 , a direct current from the APD 1 to reduce a voltage difference to zero, the current source 24 that extracts the current signal output from the APD 1 , and a convergence-state detection circuit 25 that monitors an output signal, which is a response of the AOC circuit 23 to the differential output signals output from the SB 22 and is a control signal to the current source 24 , detects a convergence state of the ACC circuit 23 , and outputs a time constant switching control signal.
  • the AOC circuit 23 is abbreviated as AOC 23 .
  • the preamplifier 2 adopts an AOC scheme in which the AOC 23 generates a control signal on the basis of the differential output signals output from the SB 22 and a direct current is extracted from the APD 1 by the current source 24 .
  • this Is an example and the preamplifier 2 is not limited to this.
  • the time constant switching control of this embodiment can also be applied to an AOC scheme in an offset compensation scheme other than the extraction of the direct current by the current source 24 such as a scheme in which a linear amplifier is provided in a post stage of the SB 22 and offset compensation is performed by the linear amplifier.
  • the AOC 23 is an offset compensation circuit that is capable of switching a time constant and detects an offset voltage between the differential output signals output from the TIA 21 and performs control for compensating for an offset voltage on the basis of the detected offset voltage.
  • the AOC 230 adopts a scheme including the integrator. However, this is an example and the AOC 230 is not limited to this.
  • the amplification circuit 3 includes an LIA 31 , which is a second amplifier that shapes a waveform of the differential output signals output from the preamplifier 2 , and an SD 32 that detects presence or absence of the differential output signals output from the LIA 31 . Note that the amplification circuit 3 does not have to include the SD 32 . Note that the SD 32 is present on the inside of the amplification circuit 3 and generates an SD signal on the basis of the differential output signals output from the LIA 31 . However, this is an example and the SD 32 is not limited to this.
  • the SD signal output from the SD 320 of the amplification circuit 30 is used for the switching of the time constant of the AOC 230 .
  • the time constant of the AOC circuit is switched using the pulse detection result of the pulse detection circuit.
  • the optical receiver 10 in this embodiment is configured to switch the time constant of the AOC 23 while being triggered by an output signal of the convergence-state detection circuit 25 that monitors an output signal of the AOC 23 and detects a convergence state of the AOC 23 .
  • the AOC 23 and the convergence-state detection circuit 25 are incorporated in the preamplifier 2 in FIG. 4 .
  • the AOC 23 and the convergence-state detection circuit 25 can be incorporated in the amplification circuit 3 or can be provided on the outside of the preamplifier 2 and the amplification circuit 3 .
  • FIG. 5 is a timing chart for explaining the time constant switching operation of the optical receiver 10 in this embodiment.
  • FIG. 5 shows, in time series, a relation among an input optical signal to the APD 1 , an input signal to the preamplifier 2 , an extracted current extracted by the current source 24 , a time constant switching control signal output by the convergence-state detection circuit 25 , and a positive-phase signal of differential outputs of the LIA 31 .
  • a packet input to the APD 1 as an optical signal that is, an input optical signal to the APD 1 is shown.
  • an input signal to the TIA 21 is shown.
  • an extracted current extracted by the current source 24 is shown.
  • a time constant switching control signal output from the convergence-state detection circuit 25 is shown.
  • a positive-phase signal of differential outputs output from the LIA 31 is shown.
  • a small, that is, short time constant, which is a first time constant is represented as a high-speed time constant.
  • a second constant, which is a time constant larger, that is, longer than the high-speed time constant, is represented as a low-speed time constant.
  • the horizontal axis of FIG. 5 indicates time t. Note that ⁇ T shown in FIG. 5 is explained in detailed explanation of the convergence-state detection circuit 25 explained below.
  • the AOC 23 integrates differential output signals output from the SB 22 and compares integration results to control the current source 24 to reduce a difference to zero.
  • the current source 24 extracts a direct current of the current signal output from the APD 1 according to the control by the AOC 23 , whereby an offset voltage, which is a difference between the differential output signals put from the SB 22 is cancelled. Therefore, an offset voltage, which is a difference between the differential output signals input to the LIA 31 , is cancelled. It is possible to output a normal waveform having small reception waveform distortion from the LIA 31 .
  • the convergence-state detection circuit 25 sets the time constant of the AOC 23 to the low-speed time constant. Therefore, before an optical signal is input, the time constant of the AOC 23 is the low-speed time constant.
  • the switching of the time constant of the AOC 23 is controlled by a time constant switching control signal. It is assumed that the AOC 23 sets the time constant to the high-speed time constant when the time constant switching control signal is LOW and sets the time constant to the low-speed time constant when the time constant switching control signal is HIGH.
  • the time constant switching control signal only has to be a signal with which it is possible to discriminate whether setting of the low-speed time constant is instructed or setting of the high-speed time constant is instructed.
  • the time constant switching control signal is not limited to the example explained above.
  • the AOC 23 can set the time constant to the high-speed time constant when the time constant switching control signal is HIGH and set the time constant to the low-speed time constant when the time constant switching control signal is LOW.
  • FIG. 6 is a diagram showing a configuration example of the AOC 23 in this embodiment.
  • the AOC 23 includes resistors 231 and 232 and capacitors 233 configuring integrators that generate averages of differential output signals, a control circuit unit 235 that extracts a difference between the averages generated by the integrators and generates a control signal for controlling the current source 24 , and time-constant-switching switch units 4 that are connected in parallel to the resistors 231 and switch time constants of the integrators on the basis of a signal of the convergence-state detection circuit 25 .
  • the differential output signals output from the SB 22 are respectively input to the integrators.
  • the resistances of the resistors 231 and 232 can be the same resistance value or can be different resistance values.
  • An output terminal of the convergence-state detection circuit 25 is connected to the time-constant-switching switch units 234 of the AOC 23 to turn on and off switches according to an output.
  • the time-constant-switching switch units 234 are turned on and change to a short-circuit state when an output, that is, the time constant switching control signal of the convergence-state detection circuit 25 is LOW.
  • the time-constant-switching switch units 234 are turned on and change to an open-circuit state when the output, that is, the time constant switching control signal of the convergence-state detection circuit 25 is HIGH.
  • the AOC 23 enables time constant switching.
  • AOC 23 shown in FIG. 6 is an example and is not limited to this.
  • the time constant switching scheme shown in FIG. 6 is an example and is not limited to this.
  • the time constant of the AOC 23 is switched to the high-speed time constant.
  • the convergence-state detection circuit 25 detects an output signal of the AOC 23 and switches a value of a time constant switching control signal to be output from a value indicating the low-speed time constant to a value indicating the high-speed time constant.
  • the convergence-state detection circuit 25 switches the time constant switching control signal from HIGH to LOW.
  • the AOC 23 switches the time constant to the high-speed time constant on the basis of the time constant switching control signal.
  • the output signal of the AOC 23 detected when the optical signal is input to the APD 1 is an output signal in a state in which the AOC 23 is in a transient response state and a voltage value of the output signal output from the AOC 23 changes.
  • the convergence-state detection circuit 25 detects that the transient response state of the AOC 23 ends and the output signal output from the AOC 23 converges to a constant voltage value and switches the output from LOW to HIGH at time same as the convergence time T 1 or time T 3 later than the convergence time T 1 . According to this operation, the time constant switching control signal of HIGH is input to the AOC 23 from the convergence-state detection circuit 25 . The AOC 23 switches the time constant from the high-speed time constant to the low-speed time constant.
  • the convergence time T 1 is time when the control by the AOC 23 converges “The control by the AOC 23 converges” means that a control amount instructed to the current source 24 from the AOC 23 , that is, an amount of an extracted current decreases to be equal to or smaller than a threshold. Specifically, “the control by the AOC 23 converges” means that the output signal output from the AOC 23 decreases to be equal to or smaller than a threshold.
  • the time constant is switched according to the external signal from the SD 320 of the amplification circuit 30 independent from the AOC 230 .
  • the optical receiver 10 uses, as the time constant switching control signal, the output signal of the convergence-state detection circuit 25 synchronized with the AOC 23 . Time from the start to the convergence of the control by the AOC 23 is not fixed because the time depends on manufacturing variation, the influence of circuit temperature, power supply voltage fluctuation, and the like.
  • the time constant is switched by the external signal from the SD 320 without taking into account an AOC convergence state.
  • the optical receiver 10 uses, as the time constant switching control signal, the output signal of the convergence-state detection circuit 25 synchronized with the AOC 23 . Therefore, it is possible to switch the time constant after the AOC convergence completion without depending on the manufacturing variation, the influence of circuit temperature, the power supply voltage fluctuation, and the like. It is possible to stably realize a normal reception waveform having small waveform distortion.
  • the convergence state detection circuit 25 generates and outputs a time constant switching control signal. Specifically, the convergence-state detection circuit 25 generates a signal indicating a voltage difference between an AOC output signal and a signal obtained by delaying the AOC output signal by a specified time. When the generated signal is larger than a first threshold or smaller than a second threshold smaller than the first threshold, the convergence-state detection circuit 25 sets the time constant switching control signal to LOW, which indicates that the time constant is set to the high-speed time constant.
  • the convergence-state detection circuit 25 sets the time constant switching control signal to HIGH, which indicates that the time constant is set to the high-speed time constant.
  • FIG. 7 is a block diagram showing an example of a circuit configuration of the convergence-state detection circuit 25 in this embodiment.
  • the convergence-state detection circuit 25 After detecting the convergence completion of the AOC 23 on the basis of the AOC output signal, the convergence-state detection circuit 25 outputs, to the AOC 23 , a time constant switching control signal for switching the time constant of the AOC 23 from the high-speed time constant to the low-speed time constant.
  • the convergence-state detection circuit 25 includes a high-gain amplifier 251 that amplifies a difference between an output signal output from the AOC 23 , that is an AOC output signal and a delay signal output from a delay circuit 252 explained below, the delay circuit 252 that can be configured by a resistor and a capacitor and delays the AOC output signal input to the convergence-state detection circuit 25 by ⁇ T, which is a specified time, to generate a delay signal, a reference voltage source 253 , which is a first reference voltage source that generates a constant voltage of a reference voltage Vref 1 , that is, a first threshold voltage, a hysteresis comparator 254 , which is a first hysteresis comparator, a reference voltage source 255 , which is a second reference voltage source that generates a constant voltage of a reference voltage Vref 2 , that is, a second threshold voltage, a hysteresis comparator 256 , which is a second hystere
  • FIG. 8 shows, in time series, a relation among an input optical signal to the APD 1 , an AOC output signal, which is an input signal to the high-gain amplifier 251 , and a delay circuit output signal, that is, a delay signal, which is an output signal from the delay circuit 252 , an output signal of the high-gain amplifier 251 , which is an input signal to the hysteresis comparators 254 and 256 , an output signal of the hysteresis compactor 254 , an output signal of the hysteresis comparator 256 , and a time constant switching control signal output by the AND circuit 257 .
  • the convergence-state detection circuit 25 divides the input AOC output signal into two routes, directly inputs one AOC output signal to a positive-phase input terminal of the high-gain amplifier 251 , and inputs a signal obtained by delaying the other AOC output signal by ⁇ T through the delay circuit 252 to a negative-phase input terminal of the high-gain amplifier 251 as a delay signal.
  • the high-gain amplifier 251 outputs a signal obtained by amplifying a difference between a positive-phase input terminal voltage and a negative-phase input terminal voltage, that is, a differential voltage. That is, the high-gain amplifier 251 generates and outputs a signal indicating a voltage difference between the AOC output signal input to the convergence-state detection circuit 25 and the delay signal obtained by delaying the AOC output signal by ⁇ T.
  • a difference occurs between a voltage value of the AOC output signal input to the convergence-state detection circuit 25 and a voltage value of the delay circuit output signal obtained by delaying the AOC output signal by ⁇ T.
  • the high-gain amplifier 251 outputs the amplified signal to a negative-phase input terminal of the hysteresis comparator 254 and a positive-phase input terminal of the hysteresis comparator 256 . Note that a voltage output by the high-gain amplifier 251 when a differential voltage of a positive-phase input terminal voltage and a negative-phase input terminal voltage is zero is calculated as a voltage center value Vc in advance.
  • the high-gain amplifier 251 outputs a value lower than the voltage center value Vc when the positive-phase input terminal voltage is higher than the negative-phase input terminal voltage and outputs a value higher than the voltage center value Vc when the positive-phase input terminal voltage is lower than the negative-phase input terminal voltage.
  • the voltage center value Vc can be calculated by measurement. A design value or the like can be used as the voltage center value Vc.
  • the reference voltages Vref 1 and Vref 2 are voltages serving as a first threshold voltage and a second threshold voltage used in determining whether there is a change in the AOC output signal.
  • the reference voltage Vref 1 is higher than the voltage center value Vc.
  • the reference voltage Vref 2 is lower than the voltage center value Vc.
  • the hysteresis comparator 254 compares the reference voltage Vref 1 generated by the reference voltage source 253 and input to the positive-phase input terminal and the voltage of the output signal of the high-gain amplifier 251 input to the negative-phase input terminal.
  • the reference voltage Vref 1 is set to a value higher than the voltage center value Vc of the high-gain amplifier 251 and lower than a maximum voltage of a voltage range that can be output by the high-gain amplifier 251 .
  • the hysteresis comparator 254 outputs LOW.
  • the hysteresis comparator 254 outputs HIGH.
  • the hysteresis comparator 254 determines whether the output signal voltage of the high-gain amplifier 251 is higher when compared with the reference voltage Vref 1 and outputs a determination result.
  • the hysteresis comparator 256 compares the output signal voltage of the high-gain amplifier 251 input to the positive-phase input terminal and the reference voltage Vref 2 generated by the referenced voltage source 255 and input to the negative-phase input terminal.
  • the reference voltage Vref 2 is set to a value lower than the voltage center value Vc of the high-gain amplifier 251 and higher than a minimum voltage of a voltage range that can be output by the high-gain amplifier 251 .
  • the hysteresis comparator 256 outputs LOW.
  • the hysteresis comparator 256 outputs HIGH.
  • the hysteresis comparator 256 determines whether the output signal voltage of the high-gain amplifier 251 is lower compared with the reference voltage Vref 2 and outputs a determination result.
  • the hysteresis comparator 256 can detect a change in a negative direction, that is, a change in which the voltage of the delay circuit output signal obtained by delaying the AOC output signal by ⁇ T is lower than the voltage of the AOC output signal.
  • the hysteresis comparator 254 can detect a change in a positive direction, that is, a change in which the voltage of the delay circuit output signal obtained by delaying the AOC output signal by ⁇ T is higher than the voltage of the AOC output signal.
  • Both of the hysteresis comparators 254 and 256 output LOW when detecting a change in the AOC output voltage signal and outputs HIGH when detecting that a change in the AOC output signal is not detected, that is, there is no change in the AOC output signal.
  • the AND circuit 257 calculates an AND of the two signals. That is, by performing AND operation, the AND circuit 257 is capable of detecting a section in which the AOC output signal is changing, that is, a section obtained by combining an AOC operation section and ⁇ T. As shown in FIG. 8 , concerning the time constant switching control signal output from the convergence-state detection circuit 25 , when both the outputs from the two hysteresis comparators 254 and 256 are HIGH, the AND circuit 257 outputs a signal of HIGH indicating that the time constant of the AOC 23 is switched to the low-speed time constant.
  • the AND circuit 257 When one of the outputs from the hysteresis comparators 254 and 256 is LOW, because of the AOC operation section, the AND circuit 257 outputs a signal of LOW indicating that the time constant of the AOC 23 is switched to the high-speed time constant.
  • the AND circuit 257 which is an arithmetic circuit, outputs a first value indicating instruction of the high-speed time constant, that is, in this example, the time constant switching control signal of LOW.
  • the AND circuit 257 outputs a second value indicating instruction of the low-speed time constant, in this example, the time constant switching control signal of HIGH.
  • the time constant of the AOC 23 is switched to the high-speed time constant when the value of the time constant switching control signal is LOW and the time constant of the AOC 23 is switched to the low-speed time constant when the value of the time constant switching control signal is HIGH.
  • the time constant of the AOC 23 can be switched to the high-speed time constant when the value of the time constant switching control signal is HIGH.
  • the time constant of the AOC 23 can be switched to the low-speed time constant when the value of the time constant switching control signal is LOW.
  • the convergence-state detection circuit 25 outputs HIGH when detecting a change in the AOC output signal and outputs LOW when detecting that there is no change in the AOC output signal.
  • the AND circuit 257 can be changed to a NAND circuit. It is also possible to change circuit components other than the AND circuit 257 in the convergence-state detection circuit 25 , output HIGH when a change in the AOC output signal is detected, and output LOW when it is detected that there is no change in the AOC output signal. That is, the convergence-state detection circuit 25 is not limited to the configuration example shown in FIG. 7 . The convergence-state detection circuit 25 only has to be capable of outputting a signal indicating presence or absence of a change in the AOC output signal by comparing a difference between the AOC output signal and a signal obtained by delaying the AOC output signal.
  • the AOC 23 uses, as the time constant switching control signal, the output signal of the convergence-state detection circuit 25 synchronized with the AOC 23 . Consequently, it is possible to switch the time constant after the AOC convergence completion without depending on manufacturing variation, the influence of circuit temperature, power supply voltage fluctuation, and the like. It is possible to stably realize a normal reception waveform having small waveform distortion.
  • the operation for switching the time constant of the AOC 23 is explained.
  • the optical receiver includes an AGC having a time constant switching function instead of the AOC 23 , as in this embodiment, it is possible to switch the time constant of the AGC after the AGC convergence completion.
  • an optical receiver capable of inputting a reset signal to an AOC and a current source is explained.
  • FIG. 9 is a block diagram showing an example of a circuit configuration of an optical receiver 10 a in this embodiment. It is assumed that the optical receiver 10 a is mounted on an OLT and receives an optical signal from an ONU that configures an optical communication system in conjunction with the OLT.
  • the optical receiver 10 a includes the APD 1 , a preamplifier 2 a that converts a current signal converted by the APD 1 into a voltage signal and outputs the voltage signal, and the amplification circuit 3 .
  • the preamplifier 2 a is different from the preamplifier 2 in the first embodiment in that the preamplifier 2 a includes, instead of the AOC 23 and the current source 24 , an AOC 23 a and a current source 24 a that require reset signal supply from the outside.
  • a reset signal is sometimes input to initialize a capacitance element and the like used for control in the optical receiver.
  • a configuration and operation at the time when a reset signal is input from the outside and a control amount, that is, an extracted current of the AOC 23 a is initialized by the reset signal are explained.
  • the AOC 23 a and the convergence-state detection circuit 25 are incorporated in the preamplifier 2 a in FIG. 9 .
  • the AOC 23 a and the convergence-state detection circuit 25 can be incorporated in the amplification circuit 3 or can be provided on the outside of the preamplifier 2 a and the amplification circuit 3 .
  • Differences from the first embodiment are explained below.
  • the configuration and the operation in this embodiment other than the points explained below are the same as the configuration and the operation in the first embodiment.
  • FIG. 10 is a timing chart for explaining the time constant switching operation of the optical receiver 10 a in this embodiment.
  • FIG. 10 shows, in time series, a relation among an input optical signal to the APD 1 , a reset signal, an input signal to the preamplifier 2 a , an extracted current extracted by the current source 24 a , a time constant switching control signal output by the convergence-state detection circuit 25 , and differential output signals of the LIA 31 .
  • the optical receiver 10 a As opposed to the operation of the optical receiver 10 shown in FIG. 5 explained in the first embodiment, when a rest signal is input to the optical receiver 10 a in this embodiment from the outside, the output signal of the AOC 23 a and the extracted current of the current source 24 a are initialized. Consequently, in the optical receiver 10 a , when a packet, which is an optical signal, is input, the input of the packet is not affected by information concerning a packet input immediately before the packet. Therefore, it is possible to perform a high-speed response to the burst signal. In the optical receiver 10 a , as in the first embodiment, by controlling time constant switching in synchronization with the AOC 23 a using the convergence-state detection circuit 25 , it is possible to stably realize a normal reception waveform having small waveform distortion.
  • the AOC 23 a When the AOC 23 a is initialized by input of a reset signal, the AOC 23 a responds to the reset signal. As a result, an output signal from the AOC 23 a changes. Because the output signal of the AOC 23 a changes, the convergence-state detection circuit 25 operates. That is, as shown in FIG. 10 , the AOC 23 a is instructed to be reset by the reset signal before a packet, that is, an optical signal is input to the APD 1 . In an example shown in FIG. 10 , the reset signal changes from LOW to HIGH, whereby the reset is instructed. When being instructed to be reset by the reset signal, the AOC 23 a sets a control amount, that is, an extracted current instructed by the AOC output signal to an initial value.
  • the convergence-state detection circuit 25 detects that there is a change in the AOC output signal and instructs, with a time constant switching control signal, the AOC 23 a to switch the time constant of the AOC 23 a from the low-speed time constant to the high-speed time constant.
  • FIG. 11 is a timing chart for explaining the operations of the components of the convergence-state detection circuit 25 in this embodiment.
  • FIG. 11 shows, in time series, a relation among an input optical signal to the APD 1 , a rest signal, an output signal of the AOC 23 a and an output signal of the delay circuit 252 , which are input signals to the high-gain amplifier 251 , an output signal of the high-gain amplifier 251 , which is an input signal to the hysteresis comparators 254 and 256 , an output signal of the hysteresis comparator 254 , an output signal of the hysteresis comparator 256 , and a time constant switching control signal output by the AND circuit 257 .
  • the reset signal is input immediately before a preamble is received.
  • this is an example.
  • the reset signal can be input into the preamble.
  • the input of the reset signal is not limited.
  • the convergence-state detection circuit 25 switches the time constant switching control signal from the low-speed time constant to the high-speed time constant.
  • a signal from the APD 1 does not change from the input of the reset signal to the AOC 23 a until the input of the packet to the APD 1 . Therefore, when ⁇ T elapses from the input of the reset signal to the AOC 23 a , a difference between the AOC output signal and a signal obtained by delaying the AOC output signal by ⁇ T is between Vref 2 and Vref 1 .
  • the time constant switching control signal output from the convergence-state detection circuit 25 is switched from a value indicating the high-speed time constant to a value indicating the low-speed time constant. That is, the convergence-state detection circuit 25 once switches the time constant switching control signal to be output from the low-speed time constant to the high-speed time constant according to a change in an output signal voltage of the AOC 23 a due to the reset signal input. Thereafter, when an operation target packet is not input in the AOC 23 a , the convergence-state detection circuit 25 discriminates that there is no change in the output signal voltage of the AOC 23 a and switches the time constant switching control signal to be output from the high-speed time constant to the low-speed time constant.
  • the AOC 23 a is set to the high-speed time constant by the reset signal in a period in which there is no packet input.
  • the time constant of the AOC 23 a is switched to the low-speed time constant before packet input is performed next. Therefore, operation after a packet input start is the same as the operation in the first embodiment.
  • a time period in which the AOC 23 a is set to the high-speed time constant in the period in which there is no packet input is short. Deterioration of identical code succession tolerance is little.
  • the convergence-state detection circuit 25 when there is no input of a packet with which the AOC 23 a operates, the convergence-state detection circuit 25 once switches the time constant switching control signal from the low-speed time constant to the high-speed time constant. Thereafter, the convergence-state detection circuit 25 switches the time constant switching control signal to the low-speed time constant and prepare for packet input. Therefore, it is possible to apply the optical receiver 10 a , which requires a rest signal, to operation same as the operation in the first embodiment. Note that, even when the reset signal is input during the reception of the preamble, the convergence-state detection circuit 25 maintains LOW indicating that output of the time constant switching control signal is set to the high-speed time constant until convergence completion of the AOC 23 a .
  • the convergence-state detection circuit 25 switches the time constant switching control signal from LOW indicating that the output of the time constant switching control signal is set to the high-speed time constant to HIGH indicating that the output of the time constant switching control signal is set to the low-speed time constant. Therefore, there is no problem.
  • the output signal of the convergence-state detection circuit 25 synchronized with the AOC 23 a is used as the time constant switching control signal. Consequently, as in the first embodiment, it is possible to switch the time constant from the low-speed time constant to the high-speed time constant when a packet is input and the AOC 23 a starts AOC converging operation and switch the time constant from the high-speed time constant to the low-speed time constant after AOC convergence completion. It is possible to stably realize a normal reception waveform having small waveform distortion.
  • the operation for switching the time constant of the AOC 23 a is explained.
  • the optical receiver can switch a time constant of the AGC after AGC convergence completion.
  • an SD signal is input to a convergence-state detection circuit in addition to an AOC output signal.
  • the convergence-state detection circuit switches a time constant in synchronization with the SD signal as well.
  • FIG. 12 is a block diagram showing an example of a circuit configuration of an optical receiver 10 b in this embodiment. It is assumed that the optical receiver 10 b is mounted on an OLT and receives an optical signal from an ONU that configures an optical communication signal in conjunction with the OLT.
  • the optical receiver 10 b includes the APD 1 , a preamplifier 2 b that converts a current signal converted by the APD 1 into a voltage signal and outputs the voltage signal, and an amplification circuit 3 b that shapes a waveform of differential output signals output from the preamplifier 2 b .
  • the preamplifier 2 b is different from the preamplifier 2 in the first embodiment in that the preamplifier 2 b includes, instead of the convergence-state detection circuit 25 , a convergence-state detection circuit 25 b , which is a detection circuit to which the SD signal is input from an SD 32 b together with an output signal of the AOC 23 .
  • the amplification circuit 3 b is different from the amplification circuit 3 in the first embodiment in that the amplification circuit 3 b includes, instead of the SD 32 , the SD 32 b that detects presence or absence of differential output signals from the LIA 31 , which is a second amplifier of the amplification circuit 3 b , and outputs an SD signal to the convergence-state detection circuit 25 b .
  • the SD 32 b outputs an SD signal that changes to HIGH when the differential output signals are present and changes to LOW when the differential output signals are absent.
  • a synchronization target of the convergence-state detection circuit 25 b is the SD signal.
  • this is an example and the synchronization target is not limited to this.
  • the synchronization target is not limited to this. In FIG.
  • the AOC 23 and the convergence-state detection circuit 25 b are incorporated in the preamplifier 2 b .
  • the AOC 23 and the convergence-state detection circuit 25 b can be incorporated in the amplification circuit 3 b or can be provided on the outside of the preamplifier 2 b and the amplification circuit 3 b .
  • the SD 32 b is incorporated in the amplification circuit 3 b .
  • the SD 32 b can be provided on the outside of the amplification circuit 3 b .
  • the SD signal is generated on the basis of the differential output signals output from the LIA 31 .
  • this is an example and the generation of the SD signal is not limited to this. Differences from the first embodiment are explained below. The configuration and the operation in this embodiment other than the points explained below are the same as the configuration and the operation in the first embodiment.
  • FIG. 13 is a block diagram showing an example of a circuit configuration of the convergence-state detection circuit 25 b in this embodiment.
  • the convergence-state detection circuit 25 b includes the convergence-state detection circuit 25 same as the convergence-state detection circuit 25 in the first embodiment and an AND circuit 26 that receives, as inputs, the output signal of the convergence-state detection circuit 25 and the SD signal output from the SD 32 b , calculates an AND, and generates a time constant switching control signal of the AOC 23 .
  • the configuration of the convergence-state detection circuit 25 b shown in FIG. 13 is an example and is not limited to this.
  • FIG. 14 is a timing chart for explaining the operation of the convergence-state detection circuit 25 b in this embodiment.
  • FIG. 14 shows, in time series, a relation among an input optical signal to the APD 1 , an output signal of the convergence-state detection circuit 25 , an SD signal output from the SD 32 b , and a time constant switching control signal output by the AND circuit 26 .
  • the AND circuit 26 calculates an AND of the output signal of the convergence-state detection circuit 25 and the SD signal. Consequently, it is possible to switch the time constant to the low-speed time constant only in a section in which both of the output signal of the convergence-state detection circuit 25 and the SD signal are HIGH, that is, when a change in an AOC output signal is not detected, that is, convergence completion is detected and the SD signal has a value indicating that differential output signals output from the LIA 31 are present.
  • the AND circuit 26 outputs LOW when the time constant is the high-speed time constant and outputs HIGH when the time constant is the low-speed time constant.
  • the optical receiver 10 b it is possible to switch the time constant after both of AOC conversion and SD output are completed irrespective of AOC convergence completion timing and SD output timing, that is, timing when the SD signal is switched from a value indicating that differential output signals output from the LIA 31 are absent to a value indicating that the differential output signals are present.
  • AOC convergence completion timing and SD output timing timing when the SD signal is switched from a value indicating that differential output signals output from the LIA 31 are absent to a value indicating that the differential output signals are present.
  • the convergence-state detection circuit 25 b outputs LOW when the time constant is the high-speed time constant and outputs HIGH when the time constant is the low-speed time constant.
  • this is an example.
  • the convergence-state detection circuit 25 b can output HIGH when the time constant is the high-speed time constant and output LOW when the time constant is the low-speed time constant.
  • a NAND circuit can be used for generation of the time constant switching control signal.
  • the convergence-state detection circuit 25 is not limited to this.
  • the optical receiver 10 b not only the AOC output signal but also the output signal of the convergence-state detection circuit synchronized with the SD signal is used as the time constant switching control signal. Consequently, it is possible to switch the time constant from the high-speed time constant to the low-speed time constant after the AOC convergence completion and the SD signal output completion and stably realize a normal reception waveform having small waveform distortion.
  • the SD signal is used. However, this is an example. It is also possible to use, instead of the SD signal, other signals similar to the SD signal such as the output signal of the SB 22 , that is, other signals with which input of a packet to the APD 1 can be detected.
  • the operation for switching the time constant of the AOC 23 is explained.
  • the optical receiver includes an AGC having a time constant switching function instead of the AOC 23 , as in this embodiment, it is possible to switch a time constant of the AGC after AGC convergence completion and completion of signal output of an SD signal or a signal similar to the SD signal.
  • the example is explained in which the reset signal is not input from the outside.
  • the AOC 23 is initialized, it is also possible to apply the time constant switching operation in this embodiment.
  • the time constant is switched to the low-speed time constant when a change in the AOC output signal is not detected and the SD signal has the value indicating the differential output signals output from the LIA 31 are present. Therefore, even if the reset signal is input, if a packet is not input, the time constant remains as the high-speed time constant.
  • the time constant switching operation is the same as an example shown in FIG. 14 .
  • FIG. 15 is block diagram showing an example of a circuit configuration of an optical receiver 10 c in this embodiment. It is assumed that the optical receiver 10 c is mounted on an OLT and receives an optical signal from an ONU that configures an optical communication system in conjunction with the OLT.
  • the optical receiver 10 c includes the APD 1 , a preamplifier 2 c that converts a current signal converted by the APD 1 into a voltage signal and output the voltage signal, and an amplification circuit 3 c that shapes a waveform of differential output signals output from the preamplifier 2 c.
  • an AGC 27 that detects a light reception level of an input optical signal from an output signal of the TIA 21 , generates a control signal on the basis of the detected level, controls a variable resistor 271 connected in parallel to a feedback resistor of the TIA 21 , and controls a conversion gain of the TIA 21 to an appropriate value is added to the preamplifier 2 in the first embodiment.
  • a BUF 28 which is a linear amplifier capable of compensating for an input offset voltage according to a control signal of an AOC 23 c that detects an offset voltage of differential output signals of the SB 22 , is also added to the preamplifier 2 in the first embodiment.
  • the preamplifier 2 c includes an AOC 23 c and a convergence-state detection circuit 25 c instead of the AOC 23 and the convergence-state detection circuit 25 in the first embodiment.
  • the AGC 27 is an automatic gain control circuit that automatically adjusts the conversion gain of the TIA 21 .
  • the AOC 23 c has a configuration same as the configuration of the AOC 23 in the first embodiment and switches a time constant on the basis of a time constant switching control signal.
  • the convergence-state detection circuit 25 c which is a detection circuit, receives, as inputs, an AGC output signal from the AGC 27 , which is a response of the AGC 27 to the TIA 21 and is a control signal to the TIA 21 , and an AOC output signal, which is a response of the AOC 23 c to an output signal from the SB 22 and is a control signal to the BUF 28 , detects convergence states of the two signals, and performs control for switching a time constant of the AOC 23 c .
  • the convergence-state detection circuit 25 c detects changes of the output signal from the AGC 27 and the output signal from the AOC 23 c , which is the response of the AOC 23 c to the output signal from the SB 22 and is the control signal to the BUF 28 , and detects whether both the signals are in an unchanging state, that is, whether convergence of compensation is completed and convergence of adjustment is completed.
  • the convergence-state detection circuit 25 c outputs a time constant switching control signal indicating the low-speed time constant.
  • the convergence-state detection circuit 25 c outputs a time constant switching control signal indicating the high-speed time constant.
  • the AOC 23 c and the AGC 27 require reset signal input from the outside.
  • the AOC 23 c and the AGC 27 are not limited to this.
  • temporary switching of the time constant is not caused by the reset signal. Operation other than the temporary switching of the time constant is the same as the operation at the time when the reset signal is input.
  • the AOC 23 c , the AGC 27 , and the convergence-state detection circuit 25 c are incorporated in the preamplifier 2 c .
  • the AOC 23 c , the AGC 27 , and the convergence-state detection circuit 25 c can be incorporated in the amplification circuit 3 c or can be provided on the outside of the preamplifier 2 c and the amplification circuit 3 c.
  • the amplification circuit 3 c is different from the amplification circuit 3 in the first embodiment in that the amplification circuit 3 c does not include the SD 32 .
  • the amplification circuit 3 c can include the SD 32 as in the first embodiment. This is an example and the amplification circuit 3 c is not limited to this.
  • a circuit configuration of the optical receiver 10 c is not limited to the configuration shown in FIG. 15 .
  • FIG. 16 is a timing chart for explaining time constant switching operation of the optical receiver 10 c in this embodiment.
  • FIG. 16 shows, in time series, a relation among an input optical signal to the APD 1 , a reset signal, an output signal of the TIA 21 , an output signal of the AGC 27 , differential output signals of the BUF 28 , an output signal of the AOC 23 c , a time constant switching control signal output by the convergence-state detection circuit 25 c , and differential output signals of the LIA 31 .
  • a reset signal is input from the outside, whereby output signals of the AOC 23 c and the AGC 27 are initialized.
  • the convergence-state detection circuit 25 c when detecting changes in the output signals due to the initialization of the AOC 23 c and the AGC 27 , the convergence-state detection circuit 25 c once switches the time constant from the low-speed time constant to the high-speed time constant. Thereafter, when a packet is not input, the convergence-state detection circuit 25 c switches the time constant from the high-speed time constant to the low-speed time constant. Therefore, a period in which the time constant is the high-speed time constant in a state in which a packet is not input is short. The period does not affect subsequent operation.
  • the reset signal is input immediately before input of a preamble, that is, the reset signal has a value for instructing reset immediately before the input of the preamble.
  • this is an example. Timing when the reset signal is input is not limited to timing shown in FIG. 16 .
  • the AOC 23 c and the AGC 27 respectively start control operations.
  • the convergence-state detection circuit 25 c switches the time constant switching control signal from HIGH indicating the low-speed time constant to LOW indicating the high-speed time constant and outputs the time constant switching control signal.
  • circuits of the AOC 23 c and the AGC 27 are independent from each other, required times until convergence completion of the AOC 23 c and the AGC 27 are different depending on conditions such as circuit configurations, light reception levels, and offset amounts of the AOC 23 c and the AGC 27 .
  • convergence completion time T 4 of the AOC 23 c is earlier than convergence completion time T 5 of the AGC 27 .
  • the AOC 23 c compensates for an offset of the output signal of the TIA 21 , for which the AGC convergence is completed and which has appropriate output amplitude. Consequently, it is possible to realize a normal reception waveform having small waveform distortion.
  • the convergence completion time T 5 of the AGC 27 is later than the convergence completion time T 4 of the AOC 23 c , after the AOC convergence completion, the output amplitude of the TIA 21 changes according to the control by the AGC 27 . Consequently, an offset occurs between differential output signals of the SB 22 and waveform distortion of the optical receiver 10 c increases.
  • the convergence-state detection circuit 25 c detects a convergence state on the basis of both of the output signals of the AOC 23 c and the AGC 27 and switches the time constant of the AOC 23 c after convergence of both of the AOC 23 c and the AGC 27 is completed. Consequently, it is possible to stably realize a normal reception waveform having small waveform distortion.
  • FIG. 17 is a block diagram showing an example of a circuit configuration of the convergence-state detection circuit 25 c in this embodiment.
  • the convergence-state detection circuit 25 c is a convergence-state detection circuit same as the convergence-state detection circuit in the first embodiment.
  • the convergence-state detection circuit 25 c includes the convergence-state detection circuit 25 , which is a first circuit, a convergence-state detection circuit 29 , which is a second circuit that detects a convergence state of the AGC 27 according to an output signal of the AGC 27 , and an AND circuit 26 c that receives, as inputs, an output signal of the convergence-state detection circuit 25 and an output signal of the convergence-state detection circuit 29 , calculates an AND, and generates a time constant switching control signal of the AOC 23 c .
  • the convergence-state detection circuit 29 has, for example, a configuration same as the configuration of the convergence-state detection circuit 25 explained in the first embodiment and receives, as an input, an output signal output from the AGC 27 instead of the AOC output signal.
  • the convergence-state detection circuit 29 has a configuration same as the configuration of a convergence-state detection circuit 25 d in a sixth embodiment explained below.
  • An input to the convergence-state detection circuit 29 is the output signal output from the AGC 27 . Consequently, the convergence-state detection circuit 29 detects a change in the output signal output from the AGC 27 .
  • the convergence-state detection circuit 29 outputs LOW when there is a change in the output signal output from the AGC 27 and outputs HIGH when there is no change in the output signal output from the AGC 27 .
  • the AND circuit 26 c outputs a time constant switching control signal having a value indicating HIGH, that is, the low-speed time constant. Note that the configuration of the convergence-state detection circuit 25 c shown in FIG. 17 is an example and is not limited to this.
  • FIG. 18 is a timing chart for explaining the operation of the convergence-state detection circuit 25 c at the time when the convergence completion time T 4 of the AOC 23 c is earlier than the convergence completion time T 5 of the AGC 27 .
  • FIG. 18 shows, in time series, a relation among an output signal of the AGC 27 , an output signal of the convergence-state detection circuit 29 , an output signal of the AOC 23 c , an output signal of the convergence-state detection circuit 25 , and a time constant switching control signal output by the AND circuit 26 c.
  • the convergence-state detection circuit 25 changes to HIGH at timing of the convergence completion time T 4 + ⁇ T, which is timing earlier than timing of the convergence-state detection circuit 29 .
  • the convergence-state detection circuit 25 c calculates an AND of the output signals of the convergence-state detection circuit 25 and the convergence-state detection circuit 29 to change the time constant switching control signal of the AOC 23 c to HIGH when both of the output signals are HIGH. Therefore, even if the convergence of the AOC 23 c is completed earlier than the convergence of the AGC 27 , the AOC 23 c maintains the high-speed time constant.
  • the convergence-state detection circuit 25 c switches the time constant of the AOC 23 c from the high-speed time constant to the low-speed time constant according to the time constant switching control signal at the convergence completion time T 5 + ⁇ T when the convergence of the AGC 27 is completed. Consequently, in the optical receiver 10 c , by controlling the switching of the time constant in synchronization with the AOC 23 c and the AGC 27 , it is possible to stably realize a normal reception waveform having small waveform distortion.
  • FIG. 19 is a timing chart for explaining the operation of the convergence-state detection circuit 25 c at the time when the convergence completion time T 4 of the AOC 23 c is later than the convergence completion time T 5 of the AGC 27 .
  • FIG. 19 shows, in time series, a relation among an output signal of the AGC 27 , an output signal of the convergence-state detection circuit 29 , an output signal of the AOC 23 c , an output signal of the convergence-state detection circuit 25 , and a time constant switching control signal output by the AND circuit 26 c.
  • the convergence-state detection circuit 25 c outputs the time constant switching control signal indicating the high-speed time constant until the convergence of the AOC 23 c is completed.
  • the convergence-state detection circuit 25 c switches the time constant of the AOC 23 c from the high-speed time constant to the low-speed time constant according to the time constant switching control signal at the convergence completion time T 4 + ⁇ T after the convergence of both of the AOC 23 c and the AGC 27 is completed. Consequently, in the optical receiver 10 c , by controlling the switching of the time constant in synchronization with the AOC 23 c and the AGC 27 , it is possible to stably realize a normal reception waveform having small waveform distortion.
  • the optical receiver 10 c can include the amplification circuit 3 b instead of the amplification circuit 3 c .
  • an SD signal can be further input from the SD 32 b .
  • the convergence-state detection circuit 25 c further includes an AND circuit that receives, as inputs, the output signal of the AND circuit 26 c and the SD signal, calculates an AND, and generates a time constant switching control signal.
  • control for switching the time constant of the AOC 23 c on the basis of the convergence states of the AOC 23 c and the AGC 27 is explained.
  • control for switching the time constant is not limited to this. Control for switching the time constant of the AGC 27 on the basis of the convergence states of the AOC 23 c and the AGC 27 can be performed. Control for switching time constants of both of the AOC 23 c and the AGC 27 on the basis of the convergence states of the AOC 23 c and the AGC 27 can be performed.
  • the output signal of the convergence-state detection circuit 25 c synchronized with not only the AOC 23 c but also the AGC 27 is used as the time constant switching control signal. Consequently, it is possible to switch the time constant from the low-speed time constant to the high-speed time constant after both of the AOC convergence and the AGC convergence are completed. It is possible to stably realize a normal reception waveform having small waveform distortion.
  • the example is explained in which the time constant of the AOC 23 is switched after the convergence completion of the control by the AOC 23 .
  • An optical receiver sometimes includes not only an AOC but also an AGC as explained above. Both of the AOC and the AGC are types of a voltage control circuit that generates an output signal for controlling a voltage signal output from the TIA 21 .
  • the time constant switching control by the AOC explained in the embodiments above can be applied to the AGC, which is the voltage control circuit, as well.
  • an example is explained in which, when an optical receiver includes an AGC that can perform switching of a time constant, that is, has a time constant switching function, switching of a time constant of the AGC is performed after convergence completion of control by the AGC.
  • FIG. 20 is a block diagram showing an example of a circuit configuration of an optical receiver 10 d in this embodiment. It is assumed that the optical receiver 10 d is mounted on the OLT and receives an optical signal from an ONU that configures an optical system in conjunction with the OLT.
  • the optical receiver 10 d includes a preamplifier 2 d and an amplification circuit 3 d .
  • the configuration of the preamplifier 2 d is the same as the configuration of the preamplifier 2 in the first embodiment except that the preamplifier 2 d includes the variable resistor 271 , an AOC 23 d , the BUF 28 , an AGC 27 a , and a convergence-state detection circuit 25 d instead of the AOC 23 and the convergence-state detection circuit 25 of the preamplifier 2 in the first embodiment.
  • the amplification circuit 3 d includes the LIA 31 same as the LIA 31 in the first embodiment.
  • the AOC 23 d is an auto-offset compensation circuit not including a time constant switching function and controls the BUF 28 on the basis of differential output signals output from the SB 22 .
  • the BUF 28 is controlled by an output signal output from the AOC 23 d instead of the output signal output from the AOC 23 c . Otherwise, the BUF 28 is the same as the BUF 28 in the fourth embodiment. Differences from the first embodiment or the fourth embodiment are explained below. The configuration and the operation in this embodiment other than the points explained below are the same as the configuration and the operation in the first embodiment or the fourth embodiment.
  • the AGC 27 a is an automatic gain control circuit that controls a conversion gain of the TIA 21 by controlling a resistance value of the variable resistor 271 connected in parallel to the feedback resistor of the TIA 21 .
  • the convergence-state detection circuit 25 d which is a detection circuit, generates and outputs a time constant switching control signal for switching a time constant of the AGC 27 a on the basis of presence or absence of a change in an output signal output from the AGC 27 a.
  • FIG. 21 is a block diagram showing a configuration example of the AGC 27 a in this embodiment.
  • the AGC 27 a in this embodiment includes a resistor 272 and a resistor 273 and a capacitor 274 configuring an integrator that detects, on the basis of an output signal output from the TIA 21 , which is an input signal, an average voltage value of an output signal serving as a direct-current voltage, a time-constant-switching switch unit 275 that is connected in parallel to the resistor 272 and switches an open-circuit state and a short-circuit state on the basis of a time constant switching control signal, and a gain control circuit 276 that outputs, to the variable resistor 271 and the convergence-state detection circuit 25 d , an AGC output signal, which is a control signal for controlling the variable resistor 271 , generated on the basis of the average voltage value output from the integrator and has an initializing function by a reset signal.
  • the resistors 272 and 273 can have the same resistance value or can have different resistance values.
  • a method of detecting, from the output voltage of the TIA 21 , a signal that changes according to the input voltage is the integrator configured by the resistors and the capacitor.
  • the circuit configuration of the AGC 27 a is an example.
  • the circuit configuration only has to be a configuration capable of implementing control of different time constants and is not limited to the configuration shown in FIG. 21 .
  • the AGC 27 a has the initializing function by a reset signal.
  • this is an example and the configuration of the AGC 27 a is not limited to this.
  • FIG. 22 is a diagram showing a configuration example of the convergence-state detection circuit 25 d in this embodiment.
  • the configuration of the convergence-state detection circuit 25 d is the same as the configuration of the convergence-state detection circuit 25 explained in the first embodiment.
  • the convergence-state detection circuit 25 d is different from the convergence-state detection circuit 25 in that the convergence-state detection circuit 25 d receives an AGC output signal as an input instead of the AOC output signal.
  • An operation principle of the convergence-state detection circuit 25 d is the same as the operation principle of the convergence-state detection circuit 25 in the first embodiment. Therefore, detailed explanation of the operation principle is omitted.
  • values of Vref 1 and Vref 2 in this embodiment are set for an AGC output signal and can be different from the values of Vref 1 and Vref 2 in the first embodiment.
  • the convergence-state detection circuit 25 d When there is a change in the AGC output signal output from the AGC 27 a , the convergence-state detection circuit 25 d outputs LOW indicating the high-speed time constant. When there is no change in the output signal output from the AGC 27 a , the convergence-state detection circuit 25 d outputs HIGH indicating the low-speed time constant.
  • Polarities of the time constants are difference depending on a circuit configuration and can be reversed. Therefore, the polarities of the time constants are not limited to this.
  • a voltage output by the high-gain amplifier 251 when a differential voltage of a positive-phase input terminal voltage and a negative-phase input terminal voltage is zero is calculated as a voltage center value Vcg in advance.
  • the reference voltages Vref 1 and Vref 2 are voltages serving as a first threshold voltage and a second threshold voltage used for determining whether there is a change in the AGC output signal.
  • the reference voltage Vref 1 is higher than the voltage center value Vcg and the reference voltage Vref 2 is lower than the voltage center value Vcg.
  • the convergence-state detection circuit 25 d determines that there is no change in the AGC output signal.
  • the convergence-state detection circuit 25 d determines that there is a change in the AGC output signal.
  • FIG. 23 is a timing chart for explaining the time constant switching operation of the optical receiver 10 d in this embodiment.
  • FIG. 23 shows, in time series, a relation among an input optical signal to the APD 1 , a reset signal, an output signal of the TIA 21 , a high-gain amplifier input signal, an input signal to the hysteresis comparators 254 and 256 , an output signal of the hysteresis comparator 254 , an output signal of the hysteresis comparator 256 , and a time constant switching control signal output by the convergence-state detection circuit 25 d.
  • control by the AGC 27 a is initialized.
  • control by the AOC 23 d is also initialized. That is, the output signal of the AGC 27 a is initialized.
  • the convergence-state detection circuit 25 d detects a change in the AGC output signal due to the initialization of the AGC 27 a .
  • the time constant of the AGC 27 a is once switched to the high-speed time constant. However, thereafter, because a packet is not input, the time constant is switched to the low-speed time constant.
  • the low-speed time constant is set at a point in time of a packet input start. Therefore, a time period in which the AGC 27 a is set to the high-speed time constant in the period in which there is no packet input is short. Deterioration of identical code succession tolerance is little.
  • the example is explained in which the reset signal is input from the outside.
  • this embodiment and the operation are applicable even when the reset signal is not input.
  • the reset signal is not input, in the timing chart of FIG. 23 , the initialization of the control output signal of the AGC 27 a is not performed before the input of the packet. Therefore, the convergence-state detection circuit 25 d does not detect a change in the control output signal of the AGC 27 a .
  • a temporary period in which the time constant is set to the high-speed time constant does not occur.
  • the other operation at the time when the reset signal is not input is the same as the operation at the time when the reset signal is input.
  • the example is explained in which the optical receiver 10 d includes the AOC 23 d and the AGC 27 a .
  • the optical receiver 10 d does not include the AOC 23 d , as in the example shown in FIG. 20 , it is possible to switch the time constant of the AGC after convergence completion of the control by the AGC.
  • FIG. 24 is a block diagram showing an example of a circuit configuration of an optical receiver 10 e not including the AOC 23 d in this embodiment. It is assumed that the optical receiver 10 e is mounted on an OLT and receives an optical signal from an ONU that configures an optical communication system in conjunction with the OLT.
  • the optical receiver 10 e includes a preamplifier 2 e and an amplification circuit 3 e .
  • the configuration of the preamplifier 2 e does not include the AOC 23 d of the preamplifier 2 d in the sixth embodiment. Otherwise, the preamplifier 2 e is the same as the preamplifier 2 d shown in FIG. 20 .
  • Time constant switching operation of the optical receiver 10 e shown in FIG. 24 is the same as the time constant switching operation of the convergence-state detection circuit 25 d in the configuration example shown in FIG. 22 .
  • the time constant of the AGC 27 a is switched from the high-speed time constant to the low-speed time constant after the control by the AGC 27 a converges. Consequently, the AGC 27 a can perform appropriate adjustment of a conversion gain and suppress waveform distortion of a reception waveform.
  • the AGC 27 a has a time constant switching function. Output signals from the AGC 27 a and the AOC 23 e are input to a convergence-state detection circuit 25 e .
  • the optical receiver 10 f shown in FIG. 25 includes the amplification circuit 3 d and a preamplifier 2 f .
  • the amplification circuit 3 d is the same as the amplification circuit 3 d in the configuration example shown in FIG. 20 .
  • the convergence-state detection circuit 25 e receives output signals from the AGC 27 a and the AOC 23 e as inputs and outputs a time constant switching control signal.
  • the output time constant switching control signal is input to the AGC 27 a and the AOC 23 e .
  • the AGC 27 a and the AOC 23 e shown in FIG. 25 switch the time constant on the basis of the time constant switching control signal, whereby time constants of both of the AGC 27 a and the AOC 23 c can be switched on the basis of the time-constant switching control signal. Consequently, it is possible to switch the time constants of both of the AGC 27 a and the AOC 23 e after the control by both of the AGC 27 a and the AOC 23 e converges. It is possible to suppress waveform distortion of a reception waveform. In the configuration shown in FIG. 25 , a reset signal does not have to be input from the outside.
  • the time constant switching control signal does not have to be input from the convergence-state detection circuit 25 e to the AOC 23 e . Consequently, it is possible to switch the time constant of the AGC 27 a after the control by both of the AGC 27 a and the AOC 23 e converges. In this case as well, the reset signal does not have to be input.
  • the example is explained in which the time constant of the AOC 23 is switched using both of the AOC output signal and the SD signal.
  • an example is explained in which a time constant of an AGC is switched using both of an AGC output signal and an SD signal.
  • FIG. 26 is a block diagram showing an example of a circuit configuration of an optical receiver 10 g in this embodiment. It is assumed that the optical receiver 10 g is mounted on an OLT and receives an optical signal from an ONU that configures an optical communication system in conjunction with the OLT.
  • the optical receiver 10 g includes a preamplifier 2 g and an amplification circuit 3 f .
  • the configuration of the preamplifier 2 g is the same as the configuration of the preamplifier 2 d in the fifth embodiment except that the preamplifier 2 g includes a convergence-state detection circuit 25 f , which is a detection circuit, instead of the convergence-state detection circuit 25 d in the fifth embodiment.
  • the amplification circuit 3 f is the same as the amplification circuit 3 b in the third embodiment. Differences from the third embodiment or the fifth embodiment are explained below. The configuration and the operation in this embodiment other than the points explained below are the same as the configuration and the operation in the third embodiment or the fifth embodiment.
  • the convergence-state detection circuit 25 f in this embodiment is different from the convergence-state detection circuit 25 b in the third embodiment in that inputs are an AGC output signal and an SD signal.
  • a circuit configuration of the convergence-state detection circuit 25 f is the same as the circuit configuration of the convergence-state detection circuit 25 b .
  • the AGC output signal and the SD signal are input to the convergence-state detection circuit 25 f instead of the AOC output signal and the SD signal in the third embodiment.
  • the convergence-state detection circuit 25 f outputs a value indicating the low-speed time constant as a time constant switching control signal. Otherwise, the convergence-state detection circuit 25 f outputs a value indicating the high-speed time constant as the time constant switching control signal.
  • the example is explained in which the reset signal is input from the outside.
  • this embodiment and the operation are applicable even when the reset signal is not input.
  • the time constant is switched to the low-speed time constant when a change in the AGC output signal is not detected and the SD signal has a value indicating that the differential output signals output from the LIA 31 are present. Therefore, when the reset signal is not input, there is no portion in which the low-speed time constant is temporarily set before packet input.
  • the time constant remains as the high-speed time constant.
  • the other time constant switching operation is the same as the time constant switching operation shown in FIG. 23 .
  • the time constant switching control signal indicating setting of the low-speed time constant can be output when both of detection of convergence completion of at least one of the AGC output signal and the AOC output signal and SD output are satisfied.
  • FIG. 27 is a diagram showing a configuration example of an optical communication system 60 in this embodiment.
  • the optical communication system 60 is configured from an OLT 50 and ONUs 51 , 52 , and 53 .
  • the OLT 50 is connected to the ONUs 51 , 52 , and 53 via an optical star coupler and an optical fiber, which is a transmission line.
  • the number of ONUs is set to three. However, this is an example and the number of ONUs is not limited to this.
  • the OLT 50 which is an optical termination device, includes the optical receiver 10 .
  • the optical receiver 10 performs the operation such as the auto-offset compensation explained in the first embodiment, whereby, in the OLT 50 , concerning optical signals from the ONUs 51 , 52 , and 53 located at different distances, it is possible to stably realize a normal reception waveform having small waveform distortion.
  • the optical communication system 60 shown in FIG. 27 has a configuration in which the optical receiver 10 is included in the OLT 50 .
  • the OLT 50 can also include, instead of the optical receiver 10 , the optical receivers 10 a , 10 b , 10 c , 10 d , 10 e , and 10 f and the optical receivers of the modifications explained in the embodiments.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Computing Systems (AREA)
  • Optical Communication System (AREA)
  • Amplifiers (AREA)
  • Control Of Amplification And Gain Control (AREA)
US15/507,924 2014-09-03 2015-04-15 Optical receiver, optical termination device, and optical communication system Active US10003410B2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
WOPCT/JP2014/073238 2014-09-03
PCT/JP2014/073238 WO2016035176A1 (ja) 2014-09-03 2014-09-03 光受信器、光終端装置および光通信システム
JPPCT/JP2014/073238 2014-09-03
PCT/JP2015/061579 WO2016035374A1 (ja) 2014-09-03 2015-04-15 光受信器、光終端装置および光通信システム

Publications (2)

Publication Number Publication Date
US20170294970A1 US20170294970A1 (en) 2017-10-12
US10003410B2 true US10003410B2 (en) 2018-06-19

Family

ID=55439277

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/507,924 Active US10003410B2 (en) 2014-09-03 2015-04-15 Optical receiver, optical termination device, and optical communication system

Country Status (4)

Country Link
US (1) US10003410B2 (ja)
JP (1) JP6223584B2 (ja)
CN (1) CN106605365B (ja)
WO (2) WO2016035176A1 (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10560200B2 (en) * 2016-06-30 2020-02-11 Huawei Technologies Co., Ltd. Optical module for dynamically adjusting optical power receiving range
US11115129B2 (en) 2017-04-07 2021-09-07 Mitsubishi Electric Corporation Optical receiver, optical terminal, and optical communication system

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112352381A (zh) * 2018-07-05 2021-02-09 三菱电机株式会社 限幅放大电路
JP2020010202A (ja) * 2018-07-09 2020-01-16 住友電気工業株式会社 トランスインピーダンス増幅回路
JP2020010203A (ja) * 2018-07-09 2020-01-16 住友電気工業株式会社 トランスインピーダンス増幅回路
US10819425B2 (en) 2018-07-09 2020-10-27 Sumitomo Electric Industries, Ltd. Transimpedance amplifier for receiving burst optical signal
CN109510598A (zh) * 2018-11-16 2019-03-22 淮阴工学院 一种高灵敏度宽动态范围光接收机前置放大电路
WO2020225892A1 (ja) * 2019-05-08 2020-11-12 日本電信電話株式会社 トランスインピーダンスアンプ
US20220216841A1 (en) * 2019-05-08 2022-07-07 Nippon Telegraph And Telephone Corporation Transimpedance Amplifier
CN110162498B (zh) * 2019-05-21 2020-10-09 京微齐力(北京)科技有限公司 可工作在不同电源电压下的lvds接收电路
CN113711491A (zh) 2019-06-13 2021-11-26 住友电气工业株式会社 光接收装置、站侧装置、pon系统、前置放大器、光接收方法及积分器的输出反转抑制方法
WO2021028984A1 (ja) * 2019-08-09 2021-02-18 三菱電機株式会社 光受信器および局側装置
CN111556384A (zh) * 2020-04-24 2020-08-18 东莞铭普光磁股份有限公司 光模块接收电路和光模块
CN111628743B (zh) * 2020-05-19 2022-08-19 中国科学院西安光学精密机械研究所 一种天文观测系统中可扩展动态范围的增益自适应变换电路及方法
JP2022059802A (ja) * 2020-10-02 2022-04-14 住友電気工業株式会社 トランスインピーダンス増幅回路
CN113030645B (zh) * 2021-03-10 2022-02-18 长芯盛（武汉）科技有限公司 一种有源线缆测试烧写一体化综合测试方法和测试仪
CN113589093B (zh) * 2021-09-30 2021-12-28 武汉普赛斯电子技术有限公司 一种用于apd器件的驱动测试装置及方法
JPWO2023218623A1 (ja) * 2022-05-13 2023-11-16
CN118233017A (zh) * 2022-12-19 2024-06-21 中兴通讯股份有限公司 基于突发模式的光接收机及其运行方法、以及存储介质

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08256119A (ja) 1995-03-17 1996-10-01 Nec Corp バースト光受信回路
JPH11261482A (ja) 1998-03-09 1999-09-24 Nec Corp バースト光受信回路
JP2000068945A (ja) 1998-08-25 2000-03-03 Oki Electric Ind Co Ltd 光受信装置
JP2007274032A (ja) 2006-03-30 2007-10-18 Sumitomo Electric Ind Ltd 光受信器
WO2008075430A1 (ja) 2006-12-21 2008-06-26 Mitsubishi Electric Corporation 光受信器
JP2008148321A (ja) 2006-12-08 2008-06-26 Korea Electronics Telecommun オンチップ・リセット信号を生成するバーストモード受信機及びバーストモード受信方法
JP2009049488A (ja) 2007-08-14 2009-03-05 Nippon Telegr & Teleph Corp <Ntt> 前置増幅回路
US20090142074A1 (en) 2007-12-03 2009-06-04 Fujitsu Limited Optical receiving apparatus, optical line terminal apparatus, and optical network system
JP2009246535A (ja) 2008-03-28 2009-10-22 Nippon Telegr & Teleph Corp <Ntt> 増幅回路
JP2010178256A (ja) 2009-02-02 2010-08-12 Nippon Telegr & Teleph Corp <Ntt> 光受信器の増幅器
JP2010278753A (ja) 2009-05-28 2010-12-09 Mitsubishi Electric Corp 差動増幅器および光受信器
JP2011091688A (ja) 2009-10-23 2011-05-06 Nippon Telegr & Teleph Corp <Ntt> トランスインピーダンスアンプ
US20140010556A1 (en) * 2011-09-09 2014-01-09 Mitsubishi Electric Corporation Optical line terminal

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007102189A1 (ja) * 2006-03-03 2007-09-13 Mitsubishi Denki Kabushiki Kaisha 光受信器
JP5279956B2 (ja) * 2011-04-05 2013-09-04 三菱電機株式会社 光受信器

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08256119A (ja) 1995-03-17 1996-10-01 Nec Corp バースト光受信回路
JPH11261482A (ja) 1998-03-09 1999-09-24 Nec Corp バースト光受信回路
JP2000068945A (ja) 1998-08-25 2000-03-03 Oki Electric Ind Co Ltd 光受信装置
US6342694B1 (en) 1998-08-25 2002-01-29 Oki Electric Industry Co., Ltd. Adjustable-free optical signal receiver
JP2007274032A (ja) 2006-03-30 2007-10-18 Sumitomo Electric Ind Ltd 光受信器
JP2008148321A (ja) 2006-12-08 2008-06-26 Korea Electronics Telecommun オンチップ・リセット信号を生成するバーストモード受信機及びバーストモード受信方法
US20100067924A1 (en) * 2006-12-21 2010-03-18 Mitsubishi Electric Corporation Optical receiver
WO2008075430A1 (ja) 2006-12-21 2008-06-26 Mitsubishi Electric Corporation 光受信器
JP2009049488A (ja) 2007-08-14 2009-03-05 Nippon Telegr & Teleph Corp <Ntt> 前置増幅回路
US20090142074A1 (en) 2007-12-03 2009-06-04 Fujitsu Limited Optical receiving apparatus, optical line terminal apparatus, and optical network system
JP2009135849A (ja) 2007-12-03 2009-06-18 Fujitsu Ltd 光受信装置，光局側装置および光ネットワークシステム
JP2009246535A (ja) 2008-03-28 2009-10-22 Nippon Telegr & Teleph Corp <Ntt> 増幅回路
JP2010178256A (ja) 2009-02-02 2010-08-12 Nippon Telegr & Teleph Corp <Ntt> 光受信器の増幅器
JP2010278753A (ja) 2009-05-28 2010-12-09 Mitsubishi Electric Corp 差動増幅器および光受信器
JP2011091688A (ja) 2009-10-23 2011-05-06 Nippon Telegr & Teleph Corp <Ntt> トランスインピーダンスアンプ
US20140010556A1 (en) * 2011-09-09 2014-01-09 Mitsubishi Electric Corporation Optical line terminal

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
International Search Report dated Jun. 30, 2015 in PCT/JP2015/061579 filed Apr. 15, 2015.

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10560200B2 (en) * 2016-06-30 2020-02-11 Huawei Technologies Co., Ltd. Optical module for dynamically adjusting optical power receiving range
US11115129B2 (en) 2017-04-07 2021-09-07 Mitsubishi Electric Corporation Optical receiver, optical terminal, and optical communication system

Also Published As

Publication number Publication date
WO2016035374A1 (ja) 2016-03-10
JPWO2016035374A1 (ja) 2017-04-27
WO2016035176A1 (ja) 2016-03-10
CN106605365B (zh) 2019-08-27
JP6223584B2 (ja) 2017-11-01
US20170294970A1 (en) 2017-10-12
CN106605365A (zh) 2017-04-26

Similar Documents

Publication Publication Date Title
US10003410B2 (en) Optical receiver, optical termination device, and optical communication system
US20100272448A1 (en) Optical burst signal receiving device
US9496826B2 (en) Transimpedance amplifier
US20110129235A1 (en) Burst-mode optical signal receiver
US20100067924A1 (en) Optical receiver
KR20080111402A (ko) 수신기, 수신기에 의해 수행되는 방법 및 타이밍 생성기
US20140029958A1 (en) Detecting apparatus, optical receiving apparatus, detecting method, and optical receiving method
JP6661057B1 (ja) リミッティング増幅回路
US9882539B1 (en) Multi-data rate, burst-mode transimpedance amplifier (TIA) circuit
KR101519443B1 (ko) 광 수신기
KR20160049922A (ko) 차지 펌핑을 이용한 피크 검출 장치 및 버스트모드 트랜스 임피던스 증폭 장치
KR20160057890A (ko) 고속 신호 세기 검출기 및 이를 이용한 버스트 모드 트랜스 임피던스 증폭기
US8433206B2 (en) Burst-mode optical receiver and timing control method
JP5811955B2 (ja) バースト信号の受信装置及び方法、ｐｏｎの局側装置、ｐｏｎシステム
US20220109508A1 (en) Optical receiver and station-side device
US7266312B2 (en) Burst mode optical receiver
US20030206744A1 (en) Bottom level detection device for burst mode optical receiver
JPWO2019163135A1 (ja) 信号検出回路、光受信器、親局装置および信号検出方法
JP2012085229A (ja) Ｐｏｎシステムとその局側装置及び光受信器並びに光受信方法
JP4691127B2 (ja) 増幅回路
JP4691128B2 (ja) 増幅回路
WO2020225893A1 (ja) トランスインピーダンスアンプ
WO2018198249A1 (ja) 振幅制限増幅器、光受信器、光終端装置、および光通信システム

Legal Events

Date Code Title Description
AS Assignment

Owner name: MITSUBISHI ELECTRIC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MITA, DAISUKE;REEL/FRAME:041423/0631

Effective date: 20170111

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4