TWI717551B - 半導體裝置之製造方法 - Google Patents
半導體裝置之製造方法 Download PDFInfo
- Publication number
- TWI717551B TWI717551B TW106130534A TW106130534A TWI717551B TW I717551 B TWI717551 B TW I717551B TW 106130534 A TW106130534 A TW 106130534A TW 106130534 A TW106130534 A TW 106130534A TW I717551 B TWI717551 B TW I717551B
- Authority
- TW
- Taiwan
- Prior art keywords
- region
- contact
- trench
- emitter electrode
- semiconductor substrate
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims description 157
- 238000004519 manufacturing process Methods 0.000 title claims description 24
- 239000000758 substrate Substances 0.000 claims description 141
- 238000005530 etching Methods 0.000 claims description 38
- 238000000034 method Methods 0.000 claims description 32
- 239000011229 interlayer Substances 0.000 claims description 26
- 239000012535 impurity Substances 0.000 claims description 20
- 238000009792 diffusion process Methods 0.000 abstract description 102
- 239000010410 layer Substances 0.000 description 106
- 229910052751 metal Inorganic materials 0.000 description 36
- 239000002184 metal Substances 0.000 description 36
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 29
- 229920005591 polysilicon Polymers 0.000 description 29
- 230000004888 barrier function Effects 0.000 description 16
- 229920002120 photoresistant polymer Polymers 0.000 description 10
- 229910052782 aluminium Inorganic materials 0.000 description 9
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 9
- 238000002347 injection Methods 0.000 description 8
- 239000007924 injection Substances 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 230000000052 comparative effect Effects 0.000 description 6
- 229910052814 silicon oxide Inorganic materials 0.000 description 6
- 101000885476 Homo sapiens DDB1- and CUL4-associated factor 13 Proteins 0.000 description 3
- 102100022736 Sperm-egg fusion protein LLCFC1 Human genes 0.000 description 3
- 239000000969 carrier Substances 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 101000856246 Arabidopsis thaliana Cleavage stimulation factor subunit 77 Proteins 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- LSJNBGSOIVSBBR-UHFFFAOYSA-N thionyl fluoride Chemical compound FS(F)=O LSJNBGSOIVSBBR-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 1
- 238000005491 wire drawing Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
- H10D12/461—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
- H10D12/481—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/01—Manufacture or treatment
- H10D12/031—Manufacture or treatment of IGBTs
- H10D12/032—Manufacture or treatment of IGBTs of vertical IGBTs
- H10D12/035—Etching a recess in the emitter region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/01—Manufacture or treatment
- H10D12/031—Manufacture or treatment of IGBTs
- H10D12/032—Manufacture or treatment of IGBTs of vertical IGBTs
- H10D12/038—Manufacture or treatment of IGBTs of vertical IGBTs having a recessed gate, e.g. trench-gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
- H10D12/461—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/106—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
- H10D62/393—Body regions of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
- H10D64/117—Recessed field plates, e.g. trench field plates or buried field plates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/512—Disposition of the gate electrodes, e.g. buried gates
- H10D64/513—Disposition of the gate electrodes, e.g. buried gates within recesses in the substrate, e.g. trench gates, groove gates or buried gates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/517—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
- H10D64/518—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers characterised by their lengths or sectional shapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
- H10D62/126—Top-view geometrical layouts of the regions or the junctions
- H10D62/127—Top-view geometrical layouts of the regions or the junctions of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
Landscapes
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2016177746A JP6786316B2 (ja) | 2016-09-12 | 2016-09-12 | 半導体装置の製造方法 |
| JP2016-177746 | 2016-09-12 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201826541A TW201826541A (zh) | 2018-07-16 |
| TWI717551B true TWI717551B (zh) | 2021-02-01 |
Family
ID=59856402
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW106130534A TWI717551B (zh) | 2016-09-12 | 2017-09-07 | 半導體裝置之製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US10600896B2 (enExample) |
| EP (2) | EP3483940B1 (enExample) |
| JP (1) | JP6786316B2 (enExample) |
| CN (2) | CN107819032B (enExample) |
| TW (1) | TWI717551B (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6786316B2 (ja) * | 2016-09-12 | 2020-11-18 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| JP7125339B2 (ja) | 2018-12-26 | 2022-08-24 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| EP3863062B1 (en) * | 2020-02-07 | 2025-05-21 | Infineon Technologies Austria AG | Semiconductor transistor device and method of manufacturing the same |
| JP7475265B2 (ja) * | 2020-12-14 | 2024-04-26 | 三菱電機株式会社 | 半導体装置及び半導体装置の製造方法 |
| KR102861154B1 (ko) | 2021-02-22 | 2025-09-17 | 삼성전자주식회사 | 반도체 장치 |
| CN113178474A (zh) * | 2021-03-02 | 2021-07-27 | 华为技术有限公司 | 半导体器件及其制作方法、及电子设备 |
| CN114496910A (zh) * | 2022-01-10 | 2022-05-13 | 上海华虹宏力半导体制造有限公司 | 双接触孔实现方法 |
| JP7731320B2 (ja) * | 2022-05-17 | 2025-08-29 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20110018029A1 (en) * | 2009-07-21 | 2011-01-27 | Infineon Technologies Austria Ag | Semiconductor device having a floating semiconductor zone |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE19651108C2 (de) | 1996-04-11 | 2000-11-23 | Mitsubishi Electric Corp | Halbleitereinrichtung des Gategrabentyps mit hoher Durchbruchsspannung und ihr Herstellungsverfahren |
| JP4205128B2 (ja) * | 1996-04-11 | 2009-01-07 | 三菱電機株式会社 | 高耐圧半導体装置およびその製造方法 |
| JP2005057028A (ja) * | 2003-08-04 | 2005-03-03 | Sanken Electric Co Ltd | 絶縁ゲート型バイポーラトランジスタ |
| JP2007207930A (ja) | 2006-01-31 | 2007-08-16 | Toshiba Corp | 残渣処理システム、残渣処理方法及び半導体装置の製造方法 |
| CN101536164B (zh) * | 2006-09-27 | 2012-06-20 | 巨能半导体股份有限公司 | 具有凹陷场板的功率金属氧化物半导体场效应晶体管 |
| US20130164895A1 (en) | 2011-12-12 | 2013-06-27 | Maxpower Semiconductor, Inc. | Trench-Gated Power Devices with Two Types of Trenches and Reliable Polycidation |
| JP5973730B2 (ja) | 2012-01-05 | 2016-08-23 | ルネサスエレクトロニクス株式会社 | Ie型トレンチゲートigbt |
| US8946002B2 (en) * | 2012-07-24 | 2015-02-03 | Semiconductor Components Industries, Llc | Method of forming a semiconductor device having a patterned gate dielectric and structure therefor |
| JP6190206B2 (ja) * | 2012-08-21 | 2017-08-30 | ローム株式会社 | 半導体装置 |
| JP6284314B2 (ja) * | 2012-08-21 | 2018-02-28 | ローム株式会社 | 半導体装置 |
| JP5900243B2 (ja) * | 2012-08-23 | 2016-04-06 | 住友電気工業株式会社 | 炭化珪素半導体装置の製造方法 |
| JP2014075483A (ja) * | 2012-10-04 | 2014-04-24 | Sanken Electric Co Ltd | 半導体装置及び半導体装置の製造方法 |
| US9666663B2 (en) * | 2013-08-09 | 2017-05-30 | Infineon Technologies Ag | Semiconductor device with cell trench structures and contacts and method of manufacturing a semiconductor device |
| JP6354458B2 (ja) * | 2014-08-27 | 2018-07-11 | 富士電機株式会社 | 半導体装置 |
| JP5758058B1 (ja) | 2015-03-23 | 2015-08-05 | 株式会社コーチ・エィ | コーチング支援システム、コーチング支援方法、およびコーチング支援プログラム |
| JP6472714B2 (ja) * | 2015-06-03 | 2019-02-20 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| JP6584893B2 (ja) * | 2015-09-25 | 2019-10-02 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| JP6786316B2 (ja) * | 2016-09-12 | 2020-11-18 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
-
2016
- 2016-09-12 JP JP2016177746A patent/JP6786316B2/ja active Active
-
2017
- 2017-09-06 CN CN201710794982.XA patent/CN107819032B/zh active Active
- 2017-09-06 CN CN201721135203.7U patent/CN207474470U/zh not_active Withdrawn - After Issue
- 2017-09-07 TW TW106130534A patent/TWI717551B/zh active
- 2017-09-11 US US15/700,337 patent/US10600896B2/en active Active
- 2017-09-11 EP EP18211862.0A patent/EP3483940B1/en active Active
- 2017-09-11 EP EP17190374.3A patent/EP3293770A1/en not_active Withdrawn
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20110018029A1 (en) * | 2009-07-21 | 2011-01-27 | Infineon Technologies Austria Ag | Semiconductor device having a floating semiconductor zone |
Also Published As
| Publication number | Publication date |
|---|---|
| EP3483940B1 (en) | 2020-07-22 |
| EP3293770A1 (en) | 2018-03-14 |
| JP2018046053A (ja) | 2018-03-22 |
| CN107819032B (zh) | 2023-10-24 |
| EP3483940A1 (en) | 2019-05-15 |
| CN107819032A (zh) | 2018-03-20 |
| US10600896B2 (en) | 2020-03-24 |
| JP6786316B2 (ja) | 2020-11-18 |
| US20180076308A1 (en) | 2018-03-15 |
| CN207474470U (zh) | 2018-06-08 |
| TW201826541A (zh) | 2018-07-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI717551B (zh) | 半導體裝置之製造方法 | |
| JP7655413B2 (ja) | 半導体装置 | |
| JP7279770B2 (ja) | 半導体装置 | |
| US20210126117A1 (en) | Trench-type insulated gate semiconductor device including an emitter trench and an overlapped floating region | |
| JP6844147B2 (ja) | 半導体装置 | |
| CN110462838B (zh) | 半导体装置 | |
| CN107636835B (zh) | 半导体装置及制造方法 | |
| JP7643621B2 (ja) | 半導体装置 | |
| JP7521642B2 (ja) | 半導体装置 | |
| JP6777245B2 (ja) | 半導体装置 | |
| JP2018110164A (ja) | 半導体装置 | |
| WO2017006711A1 (ja) | 半導体装置 | |
| CN107180855A (zh) | 半导体装置 | |
| WO2019098270A1 (ja) | 半導体装置 | |
| JP7068994B2 (ja) | 半導体装置 | |
| JP5512455B2 (ja) | 半導体装置 | |
| JP2019087730A (ja) | 半導体装置 | |
| JP2023114930A (ja) | 炭化珪素半導体装置 | |
| JP2005136116A (ja) | 半導体素子およびその製造方法 | |
| JP5774744B2 (ja) | 半導体装置 | |
| JP6058712B2 (ja) | 半導体装置 | |
| US20240097015A1 (en) | Semiconductor device and method of manufacturing the same | |
| KR101049446B1 (ko) | 전력 반도체 소자 | |
| US20250380440A1 (en) | Insulated gate semiconductor device | |
| WO2023127253A1 (ja) | 半導体装置 |