TWI556415B - 薄膜電晶體陣列基板及其製造方法 - Google Patents

薄膜電晶體陣列基板及其製造方法 Download PDF

Info

Publication number
TWI556415B
TWI556415B TW103119659A TW103119659A TWI556415B TW I556415 B TWI556415 B TW I556415B TW 103119659 A TW103119659 A TW 103119659A TW 103119659 A TW103119659 A TW 103119659A TW I556415 B TWI556415 B TW I556415B
Authority
TW
Taiwan
Prior art keywords
layer
igzo
gate
light
array substrate
Prior art date
Application number
TW103119659A
Other languages
English (en)
Other versions
TW201541615A (zh
Inventor
辛龍寶
黃添旺
Original Assignee
上海和輝光電有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 上海和輝光電有限公司 filed Critical 上海和輝光電有限公司
Publication of TW201541615A publication Critical patent/TW201541615A/zh
Application granted granted Critical
Publication of TWI556415B publication Critical patent/TWI556415B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1225Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1255Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs integrated with passive devices, e.g. auxiliary capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/127Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66969Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78603Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Description

薄膜電晶體陣列基板及其製造方法
本發明涉及薄膜電晶體(TFT)陣列基板及其製造方法,可用於主動矩陣有機發光二極體(AMOLED)。
現行製造主動矩陣有機發光二極體(Active Matrix Organic Light Emitting Diode,AMOLED)的薄膜場效應電晶體(Thin Film Transistor,TFT)陣列基板主要是以低溫多晶矽(LTPS)、非晶矽(a-Si)作為半導體材料。製作方法以鍍膜、光刻、蝕刻為主。製作流程如圖1和圖2所示。
如圖1,LTPS作為半導體材料的TFT陣列基板製作流程為: S1’:在玻璃基板上形成LTPS半導體層; S2’:在LTPS半導體層上形成柵絕緣層和具有閘極(Gate)的第一金屬層; S3’:在第一金屬層上形成第一絕緣層,以對第一金屬層進行絕緣保護,並在第一絕緣層上形成貫穿第一絕緣層的兩個第一接觸孔; S4’:在第一絕緣層的上方形成具有源極(Source electrode)和漏極(Drain electrode)的第二金屬層; S5’:在第二金屬層上形成第二絕緣層,對第二金屬層進行絕緣保護,並在第二絕緣層上對應於兩個第一接觸孔的位置形成與第一接觸孔連通的兩個第二接觸孔; S6’:在第一和第二接觸孔中沉積金屬材料以製作電極;以及 S7’:在電極的上方形成第三絕緣層,對該電極進行絕緣保護。
如圖2,a-Si作為半導體材料的TFT陣列基板的製作流程為: S1’’:在玻璃基板上形成具有閘極(Gate)的第一金屬層,並在第一金屬層上方形成第一絕緣層,對第一金屬層進行絕緣保護; S2’’:在第一絕緣層上形成a-Si半導體層; S3’’:在a-Si半導體層上形成具有源極(Source)和漏極(Drain)的第二金屬層; S4’’:在第二金屬層的上方形成第二絕緣層,對第二金屬層進行絕緣保護,並在第二絕緣層上開孔,形成接觸源極和漏極的兩個接觸孔; S5’’:在兩個接觸孔中沉積金屬材料以製作電極;以及 S6’’:在電極的上方形成第三絕緣層,對該電極進行絕緣保護。
現有製造AMOLED的TFT陣列基板的技術均需要重複上述製作流程,不僅需要長時間的製作,而且非常耗費人力及影響設備的稼動率。
本發明的目的是提出一種TFT陣列基板及其製造方法,能夠縮短製造流程,提高設備稼動率,並減小TFT陣列基板的尺寸。
為實現上述目的,本發明提出一種TFT陣列基板的製造方法,包括步驟: S1:在透光基板上形成閘極,並在所述閘極的上方設置覆蓋所述閘極和所述透光基板的第一絕緣層; S2:在所述第一絕緣層的上方形成圖案化的IGZO層; S3:對所述IGZO層進行處理,以形成源極和漏極; S4:在經過步驟S3處理後的所述IGZO層的上方設置第二絕緣層,對所述IGZO層進行絕緣保護;以及 S5:在所述第二絕緣層中開設連通至所述源極/漏極的接觸孔,並在所述接觸孔中沉積電極。
在本發明一實施例中,在所述步驟S2中,所述IGZO層是呈島狀覆蓋在所述第一絕緣層上,並具有位於所述閘極上方並對應所述閘極位置的第一區域和相鄰於所述第一區域的第二區域。
在本發明一實施例中,所述步驟S3包括: S3-1:形成IGZO材料層,對IGZO材料層進行光刻工藝和蝕刻工藝,形成位於閘極上方的圖案化的IGZO層;以及 S3-2:從所述透光基板下方照射光,使所述第二區域在光照之後具有導電特性,從而以自對準方式形成源極和漏極。
在本發明一實施例中,所述第一區域在光照之後保留半導體特性。
在本發明一實施例中,在所述步驟3-2中,是利用UV光或近UV頻段的光進行光照。
在本發明一實施例中,所述步驟S1中是在所述透光基板上形成第一金屬層,並通過光刻工藝和蝕刻工藝形成所述閘極。
在本發明一實施例中,所述步驟S5中是在所述接觸孔中沉積金屬材料以形成所述電極。
在本發明一實施例中,還包括:在設置第二絕緣層之後,從基板的上方對所述IGZO層的一部分照射光,從而形成用於電容器的一個電極。
在本發明一實施例中,所述透光基板為玻璃基板。
本發明還提出一種TFT陣列基板,包括: 透光基板; 閘極; 設置在所述閘極上方的第一絕緣層; 設置在所述第一絕緣層上方的用於TFT的IGZO層; 設置在所述IGZO層上方的第二絕緣層,所述第二絕緣層上開設有連通所述IGZO層的接觸孔;以及 設置在所述接觸孔中的電極; 其中,所述IGZO層包括溝道區以及與閘極自對準的源極和漏極,所述源極和漏極的電阻小於所述溝道區的電阻。
在本發明一實施例中,所述源極和漏極是通過以UV光或近UV頻段的光照射所述IGZO層而形成。
在本發明一實施例中,還包括電容器,該電容器的一個電極與閘極(G)位於同一金屬層,另一個電極由IGZO層形成並與用於TFT的IGZO層位於同一層。
在本發明一實施例中,所述透光基板為玻璃基板。在本發明TFT陣列基板的一實施例中,所述基板為玻璃基板。
本發明使用銦鎵鋅氧化物(IGZO)作為半導體層,利用IGZO材料在紫外線的照射下能夠具有導體特性的性能,可以在製作源極、漏極以及其他金屬走線的同時完成歐姆接觸,可以省略現有技術中形成具有源極和漏極的第二金屬層的步驟。由於本發明不需要形成第二金屬層,因而避免了形成第二金屬層中進行光刻工藝過程,縮減了工藝流程、提高了工作效率,並減小TFT尺寸。
圖3所示為本發明一實施例中TFT陣列基板的製造方法的流程圖,如圖3所示,TFT陣列基板的製造方法包含如下步驟: S1:在透光的基板10上形成具有閘極G的圖案化的第一金屬層,並在第一金屬層的上方設置第一絕緣層20,第一絕緣層20覆蓋具有閘極G的第一金屬層;第一金屬層可為Mo層、Al層、Ti 層、Ag 層或 ITO 層,或上述層的組合; S2:在第一絕緣層20的上方形成圖案化的銦鎵鋅氧化物(IGZO)層30; S3:對IGZO層30進行處理,在IGZO層30上形成源極和漏極; S4:在上一步驟處理後的IGZO層30的上方設置第二絕緣層40,對IGZO層30進行絕緣保護,並在第二絕緣層40上開設連通至IGZO層的接觸孔41; S5:在接觸孔41中沉積金屬材料製作電極50,電極50為Mo、Al、Ti、Ag 或ITO 材料製成,或上述材料堆疊形成的組合;以及 S6:在電極50的上方形成第三絕緣層60,以對電極50進行絕緣。
在一實施例中,如圖4所示,對IGZO層30進行處理的步驟S3可包括: S3-1:形成IGZO材料層,對IGZO材料層進行光刻工藝和蝕刻工藝,形成位於閘極G上方的圖案化的IGZO層30;以及 S3-2:利用UV光或者近UV頻段的光從基板10下方進行照射,由於閘極G的阻擋,使得閘極G上方未被照射到的IGZO區域仍具有半導體特性,而被照射的其他IGZO區域具有導體特性。這一步驟可在IGZO圖案中形成源極和漏極。
這裡,光刻工藝是指將光罩 (Mask) 上的主要圖案先轉移至感光材料上,利用光線透過光罩照射在感光材料上,再以溶劑浸泡將感光材料受光照射到的部份加以溶解或保留,如此所形成的光阻圖案會和光罩完全相同或呈互補。由於光刻工藝是本領域普通技術人員所公知的工藝,在此不再贅述。
圖5A至圖5E所示為對應於圖3中的S1至S6的示意圖,顯示了圖3所示實施例的TFT陣列基板製作的每一步驟,以下分別進行說明。
如圖5A所示,在步驟S1中,首先在基板10上形成第一金屬層,再通過光刻工藝和蝕刻工藝對第一金屬層進行圖案化處理,形成閘極G。在第一金屬層的上方設置第一絕緣層20,第一絕緣層20覆蓋基板10和閘極G;
接著,如圖5B所示,在第一金屬層的上方通過沉積、光刻和蝕刻工藝形成圖案化的IGZO層30。IGZO層30呈島狀位於第一絕緣層20上,並具有位於閘極G正上方並對應閘極G位置的第一區域31和相鄰於第一區域31並且未對應於閘極G位置的第二區域32。
接著,如圖5C所示,利用UV光或者近UV頻段的光從基板10的下方進行照射,使得IGZO層30中位於閘極G上方的第一區域31由於被閘極G阻擋而不能被照射到,從而保留半導體特性;而未對應於閘極G位置的第二區域32被照射到而具有導體特性。因此,這一步驟可通過自對準方式形成源極和漏極。所述第一區域31和所述第二區域32中一者形成源極,另一者形成漏極。例如,當所述第一區域31形成源極,則所述第二區域32形成漏極;當所述第二區域32形成源極,則所述第一區域31形成漏極。
在上述實施例中,近UV頻段的光是指波長在350um至450um範圍內的光,並且UV光或者近UV頻段的光僅是舉例說明,本領域技術人員應當瞭解,也可以使用其他能夠使IGZO材料層被照射而具有導電特性的光照進行替代。
接著,如圖5D所示,對上一步驟經過照射的IGZO層30的上方設置第二絕緣層40,對IGZO層30進行絕緣保護,並在第二絕緣層40上開設連通至IGZO層30的源極和漏極的接觸孔41,其中接觸孔41貫通第二絕緣層40,並連通IGZO層30中的源極和漏極。
接著,如圖5E所示,在接觸孔41中製作電極50,在本實施例中,是通過沉積金屬材料進行製作。
接著,如圖5F所示,在電極50的上方形成第三絕緣層60,以對電極50進行絕緣保護。
另外,根據一實施方式,在設置第二絕緣層40之後,可以在第二絕緣層40上形成覆蓋用於TFT的IGZO層30的阻擋UV光的掩模,並暴露用於電容器的IGZO層。利用UV光或者近UV頻段的光從基板10的上方進行照射,使得用於電容器的IGZO層被照射到而具有導體特性,從而作為電容器的一個電極。
上述實施例中,第一、第二和第三絕緣層材料可以為SiOx、SiNx、SiOxNy或有機材料,本發明並不作出限制。同時,第一、第二和第三絕緣層材料不需要完全相同,例如第一絕緣層材料為SiOx、第二絕緣層材料為SiOx加SiNx,第三絕緣層材料為SiNx。
如圖5F所示,根據本發明實施方式製造的TFT陣列基板包括基板10、具有閘極G的第一金屬層、設置在閘極G上方的第一絕緣層20、設置在第一絕緣層20上方的包括溝道區、源極和漏極的IGZO層30、設置在IGZO層30上方的第二絕緣層40、和電極50。第二絕緣層40中形成有連通IGZO層30的接觸孔41,電極50設置在接觸孔41中。
另外,該TFT陣列基板還包括電容器,該電容器的一個電極與閘極G位於同一金屬層,另一個電極由IGZO層形成並與用於TFT的IGZO層位於同一層。
根據本發明的實施方式IGZO層30中形成有源極和漏極。在一示例實施例中,IGZO層30包括位於閘極G上方並對應於閘極G位置的第一區域31和相鄰於第一區域31的第二區域32。經過UV光或光波長小於420nm的近UV頻段的光進行光照,使源極圖案和漏極圖案導電化,形成源極和漏極。由於閘極G的阻擋,未被照射到的第一區域31保留半導體特性。
在本發明TFT陣列基板的一實施例中,電極50是通過金屬沉積的方式製作在接觸孔41中。TFT陣列基板還包括設置在電極50上方的第三絕緣層60。
綜上所述,在本發明一實施例中,使用銦鎵鋅氧化物(IGZO)作為半導體層,利用IGZO材料在紫外線的照射下能夠具有導體特性的性能,可以同時實現源極、漏極、歐姆接觸以及其他導電佈線,可以省略現有技術中形成具有源極和漏極的第二金屬層的步驟。由於本發明不需要形成第二金屬層,因而避免了形成第二金屬層時進行的光刻工藝和蝕刻工藝,縮減了工藝流程、提高了工作效率,並減小TFT尺寸。 另外,可以同時形成TFT和電容器,縮減了工藝流程、提高了工作效率。
雖然已參照幾個典型實施例描述了本發明,但應當理解,所用的術語是說明和示例性、而非限制性的術語。由於本發明能夠以多種形式具體實施而不脫離本發明的精神或實質,所以應當理解,上述實施例不限於任何前述的細節,而應在所附申請專利範圍所限定的精神和範圍內廣泛地解釋,因此落入申請專利範圍或其等效範圍內的全部變化和改型都應為所附申請專利範圍所涵蓋。
10‧‧‧基板
20‧‧‧第一絕緣層
30‧‧‧銦鎵鋅氧化物(IGZO層)
31‧‧‧第一區域
32‧‧‧第二區域
40‧‧‧第二絕緣層
41‧‧‧接觸孔
50‧‧‧電極
60‧‧‧第三絕緣層
S1’~S7’‧‧‧方法之流程步驟
S1’’~S6’’‧‧‧方法之流程步驟
S1~S6‧‧‧方法之流程步驟
圖1所示為現有的LTPS作為半導體材料的TFT陣列基板製作流程圖; 圖2所示為現有的a-Si作為半導體材料的TFT陣列基板製作流程圖; 圖3所示為本發明一實施例中TFT陣列基板的製造方法的流程圖; 圖4所示為圖3的具體步驟流程圖; 圖5A至圖5F為圖3中步驟S1至步驟S6的示意圖。
S1~S6‧‧‧方法之流程步驟

Claims (10)

  1. 一種TFT陣列基板的製造方法,包括步驟:S1:在透光基板上形成閘極,並在所述閘極的上方設置覆蓋所述閘極和所述透光基板的第一絕緣層;S2:在所述第一絕緣層的上方形成圖案化的IGZO層;S3:對所述IGZO層進行處理,以形成源極和漏極;S4:在經過步驟S3處理後的所述IGZO層的上方設置第二絕緣層,對所述IGZO層進行絕緣保護;以及S5:在所述第二絕緣層中開設連通至所述源極/漏極的接觸孔,並在所述接觸孔中沉積電極;其中,在設置第二絕緣層之後,從基板的上方對所述IGZO層的一部分照射光,從而形成用於電容器的一個電極。
  2. 如申請專利範圍第1項所述之TFT陣列基板的製造方法,其中,在所述步驟S2中,所述IGZO層是呈島狀覆蓋在所述第一絕緣層上,並具有位於所述閘極上方並對應所述閘極位置的第一區域和相鄰於所述第一區域的第二區域。
  3. 如申請專利範圍第2項所述之TFT陣列基板的製造方法,其中,所述步驟S3包括:S3-1:形成IGZO材料層,對IGZO材料層進行光刻工藝和蝕刻工藝,形成位於閘極上方的圖案化的IGZO層;以及S3-2:從所述透光基板下方照射光,使所述第二區域在光照之後具有導電特性,從而以自對準方式形成源極和漏極。
  4. 如申請專利範圍第3項所述之TFT陣列基板的製造方法,其中,所述第一區域在光照之後保留半導體特性。
  5. 如申請專利範圍第4項所述之TFT陣列基板的製造方法,其中,在所述步驟3-2中,是利用UV光或近UV頻段的光進行光照。
  6. 如申請專利範圍第1項所述之TFT陣列基板的製造方法,其中,所述透光基板為玻璃基板。
  7. 一種TFT陣列基板,包括:透光基板;閘極;設置在所述閘極上方的第一絕緣層;設置在所述第一絕緣層上方的用於TFT的IGZO層;設置在所述IGZO層上方的第二絕緣層,所述第二絕緣層上開設有連通所述IGZO層的接觸孔;以及設置在所述接觸孔中的電極;其中,所述IGZO層包括溝道區以及與閘極自對準的源極和漏極,所述源極和漏極的電阻小於所述溝道區的電阻,所述IGZO層的一部分照射光後而形成有用於電容器的一個電極。
  8. 如申請專利範圍第7項所述之TFT陣列基板,其中,所述源極和漏極是通過以UV光或近UV頻段的光照射所述IGZO層而形成。
  9. 如申請專利範圍第7項所述之TFT陣列基板,還包括電容器,該電容器的一個電極與閘極位於同一金屬層,另一個電極由IGZO層形成並與用於TFT的IGZO層位於同一層。
  10. 如申請專利範圍第7項所述之TFT陣列基板,其中,所述透光基板為玻璃基板。
TW103119659A 2014-04-25 2014-06-06 薄膜電晶體陣列基板及其製造方法 TWI556415B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410170902.XA CN105097710A (zh) 2014-04-25 2014-04-25 薄膜晶体管阵列基板及其制造方法

Publications (2)

Publication Number Publication Date
TW201541615A TW201541615A (zh) 2015-11-01
TWI556415B true TWI556415B (zh) 2016-11-01

Family

ID=54335503

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103119659A TWI556415B (zh) 2014-04-25 2014-06-06 薄膜電晶體陣列基板及其製造方法

Country Status (5)

Country Link
US (1) US20150311233A1 (zh)
JP (1) JP2015211212A (zh)
KR (1) KR101659466B1 (zh)
CN (1) CN105097710A (zh)
TW (1) TWI556415B (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104637950A (zh) * 2013-11-14 2015-05-20 上海和辉光电有限公司 薄膜晶体管驱动背板及其制造方法
JP6645160B2 (ja) 2015-12-11 2020-02-12 三菱電機株式会社 表示装置用基板およびその製造方法ならびに表示装置およびその製造方法
CN105529366A (zh) * 2016-02-05 2016-04-27 深圳市华星光电技术有限公司 金属氧化物薄膜晶体管及其制造方法
JP6739198B2 (ja) 2016-03-18 2020-08-12 三菱電機株式会社 表示装置用アレイ基板、表示装置、表示装置用アレイ基板の製造方法、および、表示装置の製造方法
CN105895534B (zh) * 2016-06-15 2018-10-19 武汉华星光电技术有限公司 薄膜晶体管的制备方法
KR20190062695A (ko) * 2017-11-29 2019-06-07 엘지디스플레이 주식회사 박막 트랜지스터, 그 제조방법 및 이를 포함하는 표시장치
CN109037076A (zh) * 2018-08-16 2018-12-18 北京大学深圳研究生院 金属氧化物薄膜晶体管制备的方法
CN111599686A (zh) * 2020-05-29 2020-08-28 福建华佳彩有限公司 一种具有双层绝缘层的面板结构及制作方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010165961A (ja) * 2009-01-19 2010-07-29 Videocon Global Ltd 薄膜トランジスタ、表示装置及びこれらの製造方法
TW201145398A (en) * 2010-06-03 2011-12-16 Univ Nat Sun Yat Sen Method of reducing photo-leakage of the thin film transistors
CN102906804A (zh) * 2010-05-24 2013-01-30 夏普株式会社 薄膜晶体管基板及其制造方法
US8704217B2 (en) * 2008-01-17 2014-04-22 Idemitsu Kosan Co., Ltd. Field effect transistor, semiconductor device and semiconductor device manufacturing method

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5268132B2 (ja) * 2007-10-30 2013-08-21 富士フイルム株式会社 酸化物半導体素子とその製造方法、薄膜センサおよび電気光学装置
JP4844617B2 (ja) * 2008-11-05 2011-12-28 ソニー株式会社 薄膜トランジスタ基板および表示装置
KR101374816B1 (ko) * 2009-09-04 2014-03-17 주식회사 엘지화학 박막 트랜지스터의 제조 방법
WO2012060362A1 (ja) * 2010-11-04 2012-05-10 シャープ株式会社 半導体装置、表示装置、ならびに半導体装置および表示装置の製造方法
JP5979781B2 (ja) * 2012-06-07 2016-08-31 パナソニック液晶ディスプレイ株式会社 表示装置及び表示装置の製造方法
JP2014029976A (ja) * 2012-07-06 2014-02-13 Nippon Hoso Kyokai <Nhk> 薄膜デバイスの製造方法
KR101998124B1 (ko) * 2012-07-24 2019-07-09 엘지디스플레이 주식회사 어레이 기판 및 그 제조방법

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8704217B2 (en) * 2008-01-17 2014-04-22 Idemitsu Kosan Co., Ltd. Field effect transistor, semiconductor device and semiconductor device manufacturing method
JP2010165961A (ja) * 2009-01-19 2010-07-29 Videocon Global Ltd 薄膜トランジスタ、表示装置及びこれらの製造方法
CN102906804A (zh) * 2010-05-24 2013-01-30 夏普株式会社 薄膜晶体管基板及其制造方法
TW201145398A (en) * 2010-06-03 2011-12-16 Univ Nat Sun Yat Sen Method of reducing photo-leakage of the thin film transistors

Also Published As

Publication number Publication date
KR20150123685A (ko) 2015-11-04
JP2015211212A (ja) 2015-11-24
TW201541615A (zh) 2015-11-01
KR101659466B1 (ko) 2016-09-23
CN105097710A (zh) 2015-11-25
US20150311233A1 (en) 2015-10-29

Similar Documents

Publication Publication Date Title
TWI556415B (zh) 薄膜電晶體陣列基板及其製造方法
US10707236B2 (en) Array substrate, manufacturing method therefor and display device
CN104752343B (zh) 双栅极氧化物半导体tft基板的制作方法及其结构
CN103346093B (zh) 源/漏区抬高的顶栅自对准薄膜晶体管及其制作方法
CN106057735B (zh) Tft背板的制作方法及tft背板
CN103022145B (zh) 阵列基板、显示装置及制备方法
CN105702623B (zh) Tft阵列基板的制作方法
CN101556968B (zh) 薄膜晶体管和其制造方法以及有机发光二极管显示装置
US10615282B2 (en) Thin-film transistor and manufacturing method thereof, array substrate, and display apparatus
WO2016165187A1 (zh) 双栅极氧化物半导体tft基板的制作方法及其结构
WO2016004668A1 (zh) 具有存储电容的tft基板的制作方法及该tft基板
WO2018176784A1 (zh) 薄膜晶体管及其制作方法、阵列基板、显示装置
WO2016095308A1 (zh) 一种用于制作多晶硅薄膜晶体管的方法
WO2016165185A1 (zh) 双栅极氧化物半导体tft基板的制作方法及其结构
CN105390443B (zh) Tft基板的制作方法
US9748282B2 (en) Thin film transistor array substrate having a gate electrode comprising two conductive layers
US9117846B2 (en) Method of manufacturing oxide thin film transistor
WO2017070868A1 (zh) N型tft的制作方法
CN106847837B (zh) 一种互补型薄膜晶体管及其制作方法和阵列基板
WO2017133145A1 (zh) 金属氧化物薄膜晶体管及其制造方法
TW201533897A (zh) 有機發光顯示面板及其製作方法
CN104241394A (zh) 一种薄膜晶体管及相应的制备方法、显示基板和显示装置
WO2015043082A1 (zh) 薄膜晶体管及其制造方法、阵列基板及显示装置
US20180166562A1 (en) Thin Film Transistor, Manufacturing Method for Array Substrate, Array Substrate and Display Device
WO2017000335A1 (zh) Tft背板的制作方法及其结构