TWI423338B - 矽晶片及其製造方法 - Google Patents

矽晶片及其製造方法 Download PDF

Info

Publication number
TWI423338B
TWI423338B TW098114994A TW98114994A TWI423338B TW I423338 B TWI423338 B TW I423338B TW 098114994 A TW098114994 A TW 098114994A TW 98114994 A TW98114994 A TW 98114994A TW I423338 B TWI423338 B TW I423338B
Authority
TW
Taiwan
Prior art keywords
wafer
layer
oxygen precipitate
tantalum
tantalum wafer
Prior art date
Application number
TW098114994A
Other languages
English (en)
Chinese (zh)
Other versions
TW201009945A (en
Inventor
鹽多孝明
中山孝
樺澤智之
Original Assignee
勝高股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 勝高股份有限公司 filed Critical 勝高股份有限公司
Publication of TW201009945A publication Critical patent/TW201009945A/zh
Application granted granted Critical
Publication of TWI423338B publication Critical patent/TWI423338B/zh

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P36/00Gettering within semiconductor bodies
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P36/00Gettering within semiconductor bodies
    • H10P36/20Intrinsic gettering, i.e. thermally inducing defects by using oxygen present in the silicon body
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/12Preparing bulk and homogeneous wafers
    • H10P90/129Preparing bulk and homogeneous wafers by polishing

Landscapes

  • Mechanical Treatment Of Semiconductor (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Silicon Compounds (AREA)
TW098114994A 2008-05-07 2009-05-06 矽晶片及其製造方法 TWI423338B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008121716A JP5584959B2 (ja) 2008-05-07 2008-05-07 シリコンウェーハの製造方法

Publications (2)

Publication Number Publication Date
TW201009945A TW201009945A (en) 2010-03-01
TWI423338B true TWI423338B (zh) 2014-01-11

Family

ID=40752373

Family Applications (1)

Application Number Title Priority Date Filing Date
TW098114994A TWI423338B (zh) 2008-05-07 2009-05-06 矽晶片及其製造方法

Country Status (6)

Country Link
US (1) US7960253B2 (enExample)
EP (1) EP2117038B1 (enExample)
JP (1) JP5584959B2 (enExample)
KR (1) KR20090116646A (enExample)
SG (1) SG157294A1 (enExample)
TW (1) TWI423338B (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010109873A1 (ja) * 2009-03-25 2010-09-30 株式会社Sumco シリコンウェーハおよびその製造方法
DE102015220924B4 (de) * 2015-10-27 2018-09-27 Siltronic Ag Suszeptor zum Halten einer Halbleiterscheibe mit Orientierungskerbe, Verfahren zum Abscheiden einer Schicht auf einer Halbleiterscheibe und Halbleiterscheibe

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1758154A1 (en) * 2004-06-15 2007-02-28 Shin-Etsu Handotai Co., Ltd Silicon wafer manufacturing method and silicon wafer

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3892604B2 (ja) * 1998-11-30 2007-03-14 株式会社東芝 半導体装置
JP3811582B2 (ja) 1999-03-18 2006-08-23 信越半導体株式会社 シリコン基板の熱処理方法およびその基板を用いたエピタキシャルウェーハの製造方法
US6376395B2 (en) * 2000-01-11 2002-04-23 Memc Electronic Materials, Inc. Semiconductor wafer manufacturing process
JP4463957B2 (ja) * 2000-09-20 2010-05-19 信越半導体株式会社 シリコンウエーハの製造方法およびシリコンウエーハ
JP2003059933A (ja) * 2001-08-15 2003-02-28 Shin Etsu Handotai Co Ltd シリコンエピタキシャルウエーハの製造方法およびシリコンエピタキシャルウエーハ
JP2003257981A (ja) * 2002-02-27 2003-09-12 Toshiba Ceramics Co Ltd シリコンウェーハの製造方法
EP1879224A3 (en) 2002-04-10 2008-10-29 MEMC Electronic Materials, Inc. Process for controlling denuded zone depth in an ideal oxygen precipitating silicon wafer
JP4344517B2 (ja) * 2002-12-27 2009-10-14 富士通株式会社 半導体基板及びその製造方法
KR20040103222A (ko) 2003-05-31 2004-12-08 삼성전자주식회사 두께가 제어된 디누드 존을 갖는 웨이퍼, 이를 제조하는방법 및 웨이퍼의 연마 장치
KR100573473B1 (ko) * 2004-05-10 2006-04-24 주식회사 실트론 실리콘 웨이퍼 및 그 제조방법
KR20070023737A (ko) 2004-06-02 2007-02-28 마이클 포드레스니 잘록한 형태의 회전-스트레칭 롤러 및 그 제조 방법
JP2006040972A (ja) * 2004-07-22 2006-02-09 Shin Etsu Handotai Co Ltd シリコンエピタキシャルウェーハおよびその製造方法
JP2007242920A (ja) * 2006-03-09 2007-09-20 Shin Etsu Handotai Co Ltd 窒素ドープアニールウェーハの製造方法及び窒素ドープアニールウェーハ

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1758154A1 (en) * 2004-06-15 2007-02-28 Shin-Etsu Handotai Co., Ltd Silicon wafer manufacturing method and silicon wafer

Also Published As

Publication number Publication date
EP2117038A2 (en) 2009-11-11
JP2009272443A (ja) 2009-11-19
EP2117038A3 (en) 2010-01-13
KR20090116646A (ko) 2009-11-11
US20090278239A1 (en) 2009-11-12
EP2117038B1 (en) 2018-02-28
TW201009945A (en) 2010-03-01
JP5584959B2 (ja) 2014-09-10
SG157294A1 (en) 2009-12-29
US7960253B2 (en) 2011-06-14

Similar Documents

Publication Publication Date Title
JP5940238B2 (ja) シリコンウエハの製造方法
JP5976013B2 (ja) Soi構造体のデバイス層中の金属含有量の減少方法、およびこのような方法により製造されるsoi構造体
JP4943636B2 (ja) 半導体装置及びその製造方法
JP2014508405A5 (enExample)
US9773694B2 (en) Method for manufacturing bonded wafer
CN106257619B (zh) 碳化硅半导体装置的制造方法
CN102017069A (zh) 单晶硅晶片、单晶硅晶片的制造方法以及单晶硅晶片的评价方法
US20090252944A1 (en) Silicon wafer and production method thereof
TWI423338B (zh) 矽晶片及其製造方法
JP2018030765A (ja) シリコン単結晶ウェーハの製造方法、シリコンエピタキシャルウェーハの製造方法、シリコン単結晶ウェーハ及びシリコンエピタキシャルウェーハ
JP7035925B2 (ja) エピタキシャルシリコンウェーハの製造方法およびエピタキシャルシリコンウェーハ
US7799660B2 (en) Method for manufacturing SOI substrate
KR20020060244A (ko) 어닐 웨이퍼의 제조방법 및 어닐 웨이퍼
JP2019110221A (ja) 貼り合わせウェーハ用の支持基板の製造方法および貼り合わせウェーハの製造方法
CN101792927A (zh) 热处理硅晶片的方法
JPH08321443A (ja) 半導体装置の製造方法
JP2001044206A (ja) シリコンウェーハの熱処理方法
KR101125741B1 (ko) 어닐 웨이퍼 및 그 제조방법
CN120645044A (zh) 一种降低晶圆体金属的加工工艺
KR101851604B1 (ko) 웨이퍼 및 그 제조방법
JP2010153903A (ja) 半導体装置の製造方法
JP2009182233A (ja) アニールウェーハの洗浄方法
JPH06163557A (ja) シリコンウェーハ
JPH05102112A (ja) 半導体シリコンウエーハの製造方法
JP2008034608A (ja) シリコンウェーハの加工方法