TWI346986B - Method of manufacturing a semiconductor device - Google Patents
Method of manufacturing a semiconductor deviceInfo
- Publication number
- TWI346986B TWI346986B TW093126872A TW93126872A TWI346986B TW I346986 B TWI346986 B TW I346986B TW 093126872 A TW093126872 A TW 093126872A TW 93126872 A TW93126872 A TW 93126872A TW I346986 B TWI346986 B TW I346986B
- Authority
- TW
- Taiwan
- Prior art keywords
- manufacturing
- semiconductor device
- semiconductor
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
- H01L21/566—Release layers for moulds, e.g. release layers, layers against residue during moulding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
- H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01018—Argon [Ar]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Moulds For Moulding Plastics Or The Like (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003334858A JP4094515B2 (ja) | 2003-09-26 | 2003-09-26 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200512850A TW200512850A (en) | 2005-04-01 |
TWI346986B true TWI346986B (en) | 2011-08-11 |
Family
ID=34373183
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW093126872A TWI346986B (en) | 2003-09-26 | 2004-09-06 | Method of manufacturing a semiconductor device |
Country Status (5)
Country | Link |
---|---|
US (2) | US7288440B2 (zh) |
JP (1) | JP4094515B2 (zh) |
KR (1) | KR20050030865A (zh) |
CN (1) | CN100437954C (zh) |
TW (1) | TWI346986B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI711520B (zh) * | 2019-09-11 | 2020-12-01 | 日商朝日科技股份有限公司 | 樹脂密封成形裝置及樹脂密封成形方法 |
Families Citing this family (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003243435A (ja) * | 2002-02-14 | 2003-08-29 | Hitachi Ltd | 半導体集積回路装置の製造方法 |
JP2004134591A (ja) * | 2002-10-10 | 2004-04-30 | Renesas Technology Corp | 半導体集積回路装置の製造方法 |
JP2005150350A (ja) * | 2003-11-14 | 2005-06-09 | Renesas Technology Corp | 半導体装置の製造方法 |
JP4647258B2 (ja) * | 2004-07-29 | 2011-03-09 | 株式会社日立製作所 | 成形材料転写方法、基板構体 |
KR100784390B1 (ko) | 2006-08-08 | 2007-12-11 | 삼성전자주식회사 | 반도체 패키지 제조 장치 및 패키지 제조 방법 |
US7525187B2 (en) * | 2006-10-13 | 2009-04-28 | Infineon Technologies Ag | Apparatus and method for connecting components |
KR101273591B1 (ko) * | 2007-01-22 | 2013-06-11 | 삼성전자주식회사 | 사출성형장치 |
JP2008227131A (ja) * | 2007-03-13 | 2008-09-25 | Renesas Technology Corp | 半導体装置及びその製造方法 |
JP4348643B2 (ja) * | 2007-06-19 | 2009-10-21 | 株式会社デンソー | 樹脂漏れ検出方法及び樹脂漏れ検出装置 |
KR100907326B1 (ko) * | 2007-09-17 | 2009-07-13 | 미크론정공 주식회사 | 반도체 패키지 몰딩 장치 |
JP5655406B2 (ja) * | 2010-07-20 | 2015-01-21 | セントラル硝子株式会社 | モール成形用金型および該金型を用いた装飾モール付きガラスの製造方法 |
JP5562874B2 (ja) * | 2011-01-12 | 2014-07-30 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
CN102756454B (zh) * | 2011-04-27 | 2016-03-09 | 松下知识产权经营株式会社 | 树脂密封成形品的制造方法 |
JP5892683B2 (ja) * | 2011-05-31 | 2016-03-23 | アピックヤマダ株式会社 | 樹脂封止方法 |
JP5878054B2 (ja) | 2012-03-27 | 2016-03-08 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法及び半導体装置 |
CN202856488U (zh) | 2012-08-03 | 2013-04-03 | 埃塞克科技有限公司 | 横向磁通发电机 |
KR101398016B1 (ko) * | 2012-08-08 | 2014-05-30 | 앰코 테크놀로지 코리아 주식회사 | 리드 프레임 패키지 및 그 제조 방법 |
RU2641289C2 (ru) | 2012-08-28 | 2018-01-17 | Хэтч Пти Лтд | Усовершенствованная система измерения и управления электрическим током для цехов электролиза |
CA2827657A1 (en) | 2012-09-24 | 2014-03-24 | Eocycle Technologies Inc. | Modular transverse flux electrical machine |
ITTO20120854A1 (it) * | 2012-09-28 | 2014-03-29 | Stmicroelectronics Malta Ltd | Contenitore a montaggio superficiale perfezionato per un dispositivo integrato a semiconduttori, relativo assemblaggio e procedimento di fabbricazione |
CA2829812A1 (en) | 2012-10-17 | 2014-04-17 | Eocycle Technologies Inc. | Transverse flux electrical machine rotor |
KR101482866B1 (ko) * | 2013-07-23 | 2015-01-14 | 세메스 주식회사 | 반도체 소자 몰딩 장치 |
KR102376487B1 (ko) * | 2015-02-12 | 2022-03-21 | 삼성전자주식회사 | 반도체 패키지의 제조 장치 및 그 제조 방법 |
JP6079925B1 (ja) * | 2016-03-30 | 2017-02-15 | 第一精工株式会社 | 樹脂封止装置及び樹脂封止装置の異常検知方法 |
US10068822B2 (en) * | 2016-09-30 | 2018-09-04 | Nanya Technology Corporation | Semiconductor package and method for forming the same |
TWI629761B (zh) * | 2017-10-27 | 2018-07-11 | 日月光半導體製造股份有限公司 | 基板結構及半導體封裝元件之製造方法 |
KR102337659B1 (ko) * | 2018-02-21 | 2021-12-09 | 삼성전자주식회사 | 금형 검사 장치 및 금형 검사 방법 |
KR102545290B1 (ko) * | 2018-08-29 | 2023-06-16 | 삼성전자주식회사 | 반도체 패키지 몰딩 장치 |
CN111391217B (zh) * | 2020-03-20 | 2021-11-30 | 东莞市艾尔玛塑件科技有限公司 | 自动脱模式热转印模具及设备 |
JP2023083988A (ja) * | 2021-12-06 | 2023-06-16 | アピックヤマダ株式会社 | 樹脂封止装置及び封止金型 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR970002295B1 (ko) * | 1993-02-23 | 1997-02-27 | 미쯔비시 덴끼 가부시끼가이샤 | 성형방법 |
DE19519901C2 (de) * | 1995-05-31 | 1998-06-18 | Richard Herbst | Verfahren zum taktweisen Spritzgießen von Gegenständen aus Kunststoff und Halbzeug zur Verwendung bei diesem Verfahren |
JP2991126B2 (ja) | 1996-09-12 | 1999-12-20 | 日本電気株式会社 | 樹脂封止型半導体装置の製造装置及びその製造方法 |
JP3116913B2 (ja) | 1998-07-31 | 2000-12-11 | 日本電気株式会社 | 半導体チップ樹脂封止用金型及びこれを用いた半導体チップ樹脂封止方法 |
JP3510554B2 (ja) | 2000-02-10 | 2004-03-29 | 山形日本電気株式会社 | 樹脂モールド方法、モールド成形用金型及び配線基材 |
JP3394516B2 (ja) * | 2000-10-06 | 2003-04-07 | エヌイーシーセミコンダクターズ九州株式会社 | 樹脂封止金型 |
CA2350747C (en) * | 2001-06-15 | 2005-08-16 | Ibm Canada Limited-Ibm Canada Limitee | Improved transfer molding of integrated circuit packages |
JP3560585B2 (ja) * | 2001-12-14 | 2004-09-02 | 松下電器産業株式会社 | 半導体装置の製造方法 |
JP4268389B2 (ja) * | 2002-09-06 | 2009-05-27 | Towa株式会社 | 電子部品の樹脂封止成形方法及び装置 |
DE102005043928B4 (de) * | 2004-09-16 | 2011-08-18 | Sharp Kk | Optisches Halbleiterbauteil und Verfahren zu dessen Herstellung |
JP4628125B2 (ja) * | 2005-02-09 | 2011-02-09 | 日本プラスト株式会社 | 樹脂漏れ防止構造 |
US20060223227A1 (en) * | 2005-04-04 | 2006-10-05 | Tessera, Inc. | Molding method for foldover package |
-
2003
- 2003-09-26 JP JP2003334858A patent/JP4094515B2/ja not_active Expired - Lifetime
-
2004
- 2004-09-06 TW TW093126872A patent/TWI346986B/zh not_active IP Right Cessation
- 2004-09-23 US US10/947,261 patent/US7288440B2/en active Active
- 2004-09-24 CN CNB2004100117280A patent/CN100437954C/zh not_active Expired - Lifetime
- 2004-09-24 KR KR1020040076740A patent/KR20050030865A/ko not_active Application Discontinuation
-
2007
- 2007-10-29 US US11/926,331 patent/US7445969B2/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI711520B (zh) * | 2019-09-11 | 2020-12-01 | 日商朝日科技股份有限公司 | 樹脂密封成形裝置及樹脂密封成形方法 |
Also Published As
Publication number | Publication date |
---|---|
JP4094515B2 (ja) | 2008-06-04 |
KR20050030865A (ko) | 2005-03-31 |
US7288440B2 (en) | 2007-10-30 |
US20080057626A1 (en) | 2008-03-06 |
CN100437954C (zh) | 2008-11-26 |
JP2005101407A (ja) | 2005-04-14 |
US7445969B2 (en) | 2008-11-04 |
TW200512850A (en) | 2005-04-01 |
CN1601711A (zh) | 2005-03-30 |
US20050070047A1 (en) | 2005-03-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI339888B (en) | A method of manufacturing a semiconductor device | |
TWI346986B (en) | Method of manufacturing a semiconductor device | |
TWI372462B (en) | Method for manufacturing semiconductor device | |
TWI350589B (en) | A semiconductor device and a method of manufacturing the same | |
GB0203784D0 (en) | Method of manufacturing a semiconductor device | |
SG103846A1 (en) | A method of manufacturing a semiconductor device | |
AU2003303012A8 (en) | Method of manufacturing a trench-gate semiconductor device | |
GB2398927B (en) | Method for fabricating a semiconductor device | |
EP1416529B8 (en) | Manufacturing method of semiconductor device | |
TWI340471B (en) | Semiconductor device and manufacturing method thereof | |
EP1686629A4 (en) | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME | |
EP1612861A4 (en) | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME | |
EP1350588A3 (en) | Method of manufacturing semiconductor device | |
EP1725496A4 (en) | METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE | |
SG122871A1 (en) | Semiconductor device employing an extension spacerand a method of forming the same | |
TWI348216B (en) | Manufacturing method for semiconductor device and semiconductor device | |
EP1699121A4 (en) | MANUFACTURING METHOD FOR SEMICONDUCTOR COMPONENTS | |
SG114530A1 (en) | Method of manufacturing a semiconductor device | |
SG121844A1 (en) | Device manufacturing method | |
GB0519578D0 (en) | Method for manufacturing a semiconductor component having a barrier-lined opening | |
EP1630872A4 (en) | SEMICONDUCTOR COMPONENT AND METHOD FOR THE PRODUCTION THEREOF | |
TWI339866B (en) | A semiconductor device and a method of manufacturing the same | |
GB0325099D0 (en) | Manufacture of a semi-conductor device | |
SG114529A1 (en) | Method of manufacturing a semiconductor device | |
EP1681727A4 (en) | SEMICONDUCTOR LIGHT EMISSION ELEMENT AND METHOD FOR THE PRODUCTION THEREOF |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |