TW323366B - Semiconductor memory device(1) - Google Patents

Semiconductor memory device(1) Download PDF

Info

Publication number
TW323366B
TW323366B TW085114163A TW85114163A TW323366B TW 323366 B TW323366 B TW 323366B TW 085114163 A TW085114163 A TW 085114163A TW 85114163 A TW85114163 A TW 85114163A TW 323366 B TW323366 B TW 323366B
Authority
TW
Taiwan
Prior art keywords
line
memory array
memory
input
row
Prior art date
Application number
TW085114163A
Other languages
English (en)
Chinese (zh)
Inventor
Wanin Arimoto
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Application granted granted Critical
Publication of TW323366B publication Critical patent/TW323366B/zh

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/06Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/063Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
TW085114163A 1996-07-23 1996-11-19 Semiconductor memory device(1) TW323366B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8193757A JPH1040682A (ja) 1996-07-23 1996-07-23 半導体記憶装置

Publications (1)

Publication Number Publication Date
TW323366B true TW323366B (en) 1997-12-21

Family

ID=16313313

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085114163A TW323366B (en) 1996-07-23 1996-11-19 Semiconductor memory device(1)

Country Status (4)

Country Link
US (2) US5781495A (enExample)
JP (1) JPH1040682A (enExample)
KR (1) KR100240538B1 (enExample)
TW (1) TW323366B (enExample)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100224667B1 (ko) * 1996-12-10 1999-10-15 윤종용 계층적 입출력라인 구조를 갖는 반도체 메모리장치 및 이의 배치방법
US6011710A (en) * 1997-10-30 2000-01-04 Hewlett-Packard Company Capacitance reducing memory system, device and method
KR100281125B1 (ko) * 1998-12-29 2001-03-02 김영환 비휘발성 강유전체 메모리장치
US5892725A (en) * 1998-05-13 1999-04-06 International Business Machines Corporation Memory in a data processing system having uneven cell grouping on bitlines and method therefor
JP2000030447A (ja) * 1998-07-14 2000-01-28 Mitsubishi Electric Corp 半導体記憶装置
US6333866B1 (en) * 1998-09-28 2001-12-25 Texas Instruments Incorporated Semiconductor device array having dense memory cell array and heirarchical bit line scheme
KR100287882B1 (ko) * 1998-11-03 2001-05-02 김영환 비휘발성 강유전체 메모리장치
JP2000150820A (ja) * 1998-11-09 2000-05-30 Mitsubishi Electric Corp 半導体記憶装置
KR100304962B1 (ko) 1998-11-24 2001-10-20 김영환 텅스텐비트라인형성방법
JP2001053243A (ja) * 1999-08-06 2001-02-23 Hitachi Ltd 半導体記憶装置とメモリモジュール
KR100310992B1 (ko) 1999-09-03 2001-10-18 윤종용 멀티 뱅크 메모리 장치 및 입출력 라인 배치방법
DE10004109C2 (de) * 2000-01-31 2001-11-29 Infineon Technologies Ag Speicherbaustein mit geringer Zugriffszeit
KR100326086B1 (ko) * 2000-02-03 2002-03-07 윤종용 반도체 메모리 장치 및 이 장치의 프리차지 방법
KR100364801B1 (ko) * 2000-08-30 2002-12-16 주식회사 하이닉스반도체 반도체 메모리 장치
KR100385956B1 (ko) * 2001-02-14 2003-06-02 삼성전자주식회사 효율적인 칼럼 리던던시 스킴을 갖는 반도체 메모리장치
KR100408421B1 (ko) * 2002-01-16 2003-12-03 삼성전자주식회사 서브-어레이의 개수에 관계없이 계층형 입출력 라인구조를 가지는 반도체 메모리 장치
DE10392539T5 (de) * 2002-04-10 2005-06-02 Hynix Semiconductor Inc., Ichon Speicherchiparchitektur mit nichtrechteckigen Speicherbänken und Verfahren zum Anordnen von Speicherbänken
KR100733406B1 (ko) 2004-05-10 2007-06-29 주식회사 하이닉스반도체 글로벌 데이터 버스를 구비한 반도체 메모리 소자
JP2006216693A (ja) * 2005-02-02 2006-08-17 Toshiba Corp 半導体記憶装置
KR100873623B1 (ko) * 2007-07-10 2008-12-12 주식회사 하이닉스반도체 반도체 메모리 장치
JP2010257552A (ja) * 2009-04-28 2010-11-11 Elpida Memory Inc 半導体記憶装置
KR101060899B1 (ko) * 2009-12-23 2011-08-30 주식회사 하이닉스반도체 반도체 메모리 장치 및 이의 동작 방법
JP5622715B2 (ja) * 2011-12-28 2014-11-12 株式会社東芝 半導体記憶装置
US9230046B2 (en) 2012-03-30 2016-01-05 International Business Machines Corporation Generating clock signals for a cycle accurate, cycle reproducible FPGA based hardware accelerator
US9286423B2 (en) * 2012-03-30 2016-03-15 International Business Machines Corporation Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1199639A3 (en) * 1990-12-25 2004-12-08 Mitsubishi Denki Kabushiki Kaisha A semiconductor memory device with a large storage capacity memory and a fast speed memory
JP3283547B2 (ja) * 1991-08-29 2002-05-20 株式会社日立製作所 半導体メモリ装置
JP3244340B2 (ja) * 1993-05-24 2002-01-07 三菱電機株式会社 同期型半導体記憶装置
US5734620A (en) * 1995-04-05 1998-03-31 Micron Technology, Inc. Hierarchical memory array structure with redundant components having electrically isolated bit lines

Also Published As

Publication number Publication date
US5781495A (en) 1998-07-14
KR100240538B1 (ko) 2000-01-15
KR980011441A (ko) 1998-04-30
US6249474B1 (en) 2001-06-19
JPH1040682A (ja) 1998-02-13

Similar Documents

Publication Publication Date Title
TW323366B (en) Semiconductor memory device(1)
TW307869B (en) Semiconductor memory
TW382802B (en) Semiconductor integrated circuit
TW499754B (en) Semiconductor memory device
KR100282693B1 (ko) 반도체 기억 장치
TW303522B (enExample)
JP2953708B2 (ja) ダイナミック型半導体記憶装置
US8797778B2 (en) Semiconductor memory device having open bit line structure
JPH1040682A5 (enExample)
US20110205820A1 (en) Semiconductor device
TW410465B (en) Semiconductor memory device
JP2003151280A5 (enExample)
TW527716B (en) Semiconductor integrated circuit device
KR950020732A (ko) 다이나믹 반도체 기억장치
EP3306614A1 (en) Memory array having segmented row addressed page registers
KR0142962B1 (ko) 계급적 컬럼선택라인구조를 가지는 반도체 메모리 장치
US6487101B1 (en) Use of search lines as global bitlines in a cam design
US6545934B2 (en) Semiconductor memory device having configuration suited for high integration
US6084819A (en) Multi-bank memory with word-line banking
JP3817409B2 (ja) 集積化メモリ
KR102872020B1 (ko) 펌핑 캐패시터 및 이를 포함하는 반도체 메모리 장치
JPS59217290A (ja) 半導体メモリ
CN116580736A (zh) 存储器装置、存储器数据写入方法以及存储系统
JP2012027999A (ja) ワード線デコーダ・レイアウトのための方法と装置
US6661732B2 (en) Memory system having reduced powder data refresh

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent