TW297159B - - Google Patents

Download PDF

Info

Publication number
TW297159B
TW297159B TW084111429A TW84111429A TW297159B TW 297159 B TW297159 B TW 297159B TW 084111429 A TW084111429 A TW 084111429A TW 84111429 A TW84111429 A TW 84111429A TW 297159 B TW297159 B TW 297159B
Authority
TW
Taiwan
Prior art keywords
layer
random access
insulating layer
buffer
conductive
Prior art date
Application number
TW084111429A
Other languages
English (en)
Chinese (zh)
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Application granted granted Critical
Publication of TW297159B publication Critical patent/TW297159B/zh

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B10/00Static random access memory [SRAM] devices
    • H10B10/12Static random access memory [SRAM] devices comprising a MOSFET load element
    • H10B10/125Static random access memory [SRAM] devices comprising a MOSFET load element the MOSFET being a thin film transistor [TFT]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B10/00Static random access memory [SRAM] devices
    • H10B10/18Peripheral circuit regions
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/903FET configuration adapted for use as static memory cell
    • Y10S257/904FET configuration adapted for use as static memory cell with passive components,, e.g. polysilicon resistors

Landscapes

  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Drying Of Semiconductors (AREA)
TW084111429A 1994-12-31 1995-10-28 TW297159B (enExample)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940040680A KR0145058B1 (ko) 1994-12-31 1994-12-31 스태틱 랜덤 억세스 메모리 소자 및 제조방법

Publications (1)

Publication Number Publication Date
TW297159B true TW297159B (enExample) 1997-02-01

Family

ID=19406287

Family Applications (1)

Application Number Title Priority Date Filing Date
TW084111429A TW297159B (enExample) 1994-12-31 1995-10-28

Country Status (4)

Country Link
US (2) US5856706A (enExample)
JP (1) JPH08330446A (enExample)
KR (1) KR0145058B1 (enExample)
TW (1) TW297159B (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5789317A (en) * 1996-04-12 1998-08-04 Micron Technology, Inc. Low temperature reflow method for filling high aspect ratio contacts
US5994780A (en) * 1997-12-16 1999-11-30 Advanced Micro Devices, Inc. Semiconductor device with multiple contact sizes
JP3515363B2 (ja) * 1998-03-24 2004-04-05 株式会社東芝 半導体装置の製造方法
KR20000012252U (ko) * 1998-12-16 2000-07-05 전주범 압전소자를 사용한 커넥터
US6720660B1 (en) * 1998-12-22 2004-04-13 Seiko Epson Corporation Semiconductor device and method for manufacturing the same
JP3204316B2 (ja) * 1998-12-28 2001-09-04 日本電気株式会社 半導体装置の製造方法
US6521947B1 (en) 1999-01-28 2003-02-18 International Business Machines Corporation Method of integrating substrate contact on SOI wafers with STI process
US6165891A (en) * 1999-11-22 2000-12-26 Chartered Semiconductor Manufacturing Ltd. Damascene structure with reduced capacitance using a carbon nitride, boron nitride, or boron carbon nitride passivation layer, etch stop layer, and/or cap layer
KR100346832B1 (ko) * 2000-01-12 2002-08-03 삼성전자 주식회사 스태틱 랜덤 억세스 메모리 소자 및 그 제조 방법
KR100354440B1 (ko) * 2000-12-04 2002-09-28 삼성전자 주식회사 반도체 장치의 패턴 형성 방법
KR100378200B1 (ko) * 2001-05-22 2003-03-29 삼성전자주식회사 반도체 소자의 콘택 플러그 형성방법
US6621129B1 (en) * 2002-05-24 2003-09-16 Macronix International Co., Ltd. MROM memory cell structure for storing multi level bit information
KR20080076459A (ko) * 2007-02-16 2008-08-20 삼성전자주식회사 박막 트랜지스터 표시판 및 박막 트랜지스터 표시판의 제조방법
US7767496B2 (en) 2007-12-14 2010-08-03 Stats Chippac, Ltd. Semiconductor device and method of forming interconnect structure for encapsulated die having pre-applied protective layer
US8183095B2 (en) 2010-03-12 2012-05-22 Stats Chippac, Ltd. Semiconductor device and method of forming sacrificial protective layer to protect semiconductor die edge during singulation
US9318441B2 (en) 2007-12-14 2016-04-19 Stats Chippac, Ltd. Semiconductor device and method of forming sacrificial adhesive over contact pads of semiconductor die
US8343809B2 (en) * 2010-03-15 2013-01-01 Stats Chippac, Ltd. Semiconductor device and method of forming repassivation layer with reduced opening to contact pad of semiconductor die
US8456002B2 (en) 2007-12-14 2013-06-04 Stats Chippac Ltd. Semiconductor device and method of forming insulating layer disposed over the semiconductor die for stress relief
US9548240B2 (en) 2010-03-15 2017-01-17 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming repassivation layer for robust low cost fan-out semiconductor package

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62229976A (ja) * 1986-03-31 1987-10-08 Toshiba Corp 半導体装置およびその製造方法
US5401994A (en) * 1991-05-21 1995-03-28 Sharp Kabushiki Kaisha Semiconductor device with a non-uniformly doped channel
EP0523856A3 (en) * 1991-06-28 1993-03-17 Sgs-Thomson Microelectronics, Inc. Method of via formation for multilevel interconnect integrated circuits
JP3065829B2 (ja) * 1992-12-25 2000-07-17 新日本製鐵株式会社 半導体装置
KR0161378B1 (ko) * 1994-06-13 1998-12-01 김광호 바이폴라 접합 트랜지스터 제조방법
US5576240A (en) * 1994-12-09 1996-11-19 Lucent Technologies Inc. Method for making a metal to metal capacitor
KR0161398B1 (ko) * 1995-03-13 1998-12-01 김광호 고내압 트랜지스터 및 그 제조방법
KR0176199B1 (ko) * 1996-03-19 1999-04-15 김광호 반도체 소자의 접촉창 형성방법
KR0183877B1 (ko) * 1996-06-07 1999-03-20 김광호 불휘발성 메모리 장치 및 그 제조방법
KR100267087B1 (en) * 1997-01-07 2000-10-02 Samsung Electronics Co Ltd Manufacturing method of capacitor device

Also Published As

Publication number Publication date
US6110773A (en) 2000-08-29
KR960026113A (ko) 1996-07-22
JPH08330446A (ja) 1996-12-13
US5856706A (en) 1999-01-05
KR0145058B1 (ko) 1998-07-01

Similar Documents

Publication Publication Date Title
TW297159B (enExample)
KR940005889B1 (ko) 반도체기억장치 및 그 제조방법
US4871688A (en) Sequence of etching polysilicon in semiconductor memory devices
KR100455282B1 (ko) 램 및 롬 기능을 갖는 단일 트랜지스터를 포함하는 메모리소자와 그 동작 및 제조방법
JP3367776B2 (ja) 半導体装置
TW266322B (enExample)
US4574465A (en) Differing field oxide thicknesses in dynamic memory device
KR910020820A (ko) 반도체 기억장치 및 그 제조방법
US4957878A (en) Reduced mask manufacture of semiconductor memory devices
JPS61107762A (ja) 半導体記憶装置の製造方法
JP3940495B2 (ja) Sramセルの構造及びその製造方法
JP2581411B2 (ja) 半導体記憶回路装置及びその製造方法
US4564854A (en) Combined MOS/memory transistor structure
US5751035A (en) Semiconductor device provided with LDD transistors
JP3191689B2 (ja) 半導体記憶装置及びその製造方法
JPS63136559A (ja) 半導体記憶装置におけるプレート配線形成法
US4457066A (en) Method of making single-level polysilicon dynamic memory array
US4345364A (en) Method of making a dynamic memory array
JPS643341B2 (enExample)
KR0161418B1 (ko) Sram의 pmos 박막트랜지스터의 일정전원선과 금속배선을 전기적으로 연결하는 콘택 및 그것의 형성 방법
KR100338816B1 (ko) Sram의 mos 트랜지스터 및 박막 트랜지스터의게이트전극 형성방법
TW582111B (en) Semiconductor chip and semiconductor device therefor
KR100390903B1 (ko) 반도체 장치의 에스램 셀 제조방법
KR100190031B1 (ko) 스태틱 랜덤 억세스 메모리 장치 및 그 제조방법
KR19980025458A (ko) 마스크 롬 셀의 제조 방법

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees