TW201838038A - 半導體裝置的製造方法以及半導體裝置 - Google Patents

半導體裝置的製造方法以及半導體裝置 Download PDF

Info

Publication number
TW201838038A
TW201838038A TW107104968A TW107104968A TW201838038A TW 201838038 A TW201838038 A TW 201838038A TW 107104968 A TW107104968 A TW 107104968A TW 107104968 A TW107104968 A TW 107104968A TW 201838038 A TW201838038 A TW 201838038A
Authority
TW
Taiwan
Prior art keywords
insulating film
semiconductor substrate
wafer
gate electrode
gate insulating
Prior art date
Application number
TW107104968A
Other languages
English (en)
Chinese (zh)
Inventor
桜井仁美
秋野勝
Original Assignee
日商艾普凌科有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商艾普凌科有限公司 filed Critical 日商艾普凌科有限公司
Publication of TW201838038A publication Critical patent/TW201838038A/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
TW107104968A 2017-02-17 2018-02-12 半導體裝置的製造方法以及半導體裝置 TW201838038A (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2017-028013 2017-02-17
JP2017028013 2017-02-17
JP2017-243998 2017-12-20
JP2017243998A JP7010687B2 (ja) 2017-02-17 2017-12-20 半導体装置の製造方法および半導体装置

Publications (1)

Publication Number Publication Date
TW201838038A true TW201838038A (zh) 2018-10-16

Family

ID=63248741

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107104968A TW201838038A (zh) 2017-02-17 2018-02-12 半導體裝置的製造方法以及半導體裝置

Country Status (3)

Country Link
JP (1) JP7010687B2 (ja)
KR (1) KR20180095462A (ja)
TW (1) TW201838038A (ja)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6685526B1 (ja) * 2019-10-11 2020-04-22 ハイソル株式会社 プローバ装置、及び計測用治具
JP7497629B2 (ja) * 2020-07-03 2024-06-11 富士電機株式会社 半導体チップの試験装置および試験方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR960007478B1 (ko) 1990-12-27 1996-06-03 가부시키가이샤 도시바 반도체장치 및 반도체장치의 제조방법
JPH0992698A (ja) * 1995-09-26 1997-04-04 Hitachi Ltd スクリーニング方法および半導体装置
JP2000106334A (ja) * 1998-09-28 2000-04-11 Toshiba Corp 半導体装置の製造方法
JP2005085788A (ja) * 2003-09-04 2005-03-31 Oki Electric Ind Co Ltd 半導体装置のスクリーニング方法
JP4518830B2 (ja) * 2004-04-13 2010-08-04 株式会社リコー 半導体装置の製造方法
JP2008252009A (ja) * 2007-03-30 2008-10-16 Philtech Inc 300mmシリコンテストウエハおよび半導体製造装置
JP2013120875A (ja) * 2011-12-08 2013-06-17 Renesas Electronics Corp 半導体ウエハのテスト方法

Also Published As

Publication number Publication date
KR20180095462A (ko) 2018-08-27
JP7010687B2 (ja) 2022-01-26
JP2018133559A (ja) 2018-08-23

Similar Documents

Publication Publication Date Title
US11043434B2 (en) Method of manufacturing a semiconductor device
US20060226485A1 (en) Semiconductor device
US8928110B2 (en) Dummy cell pattern for improving device thermal uniformity
TW201838038A (zh) 半導體裝置的製造方法以及半導體裝置
KR970003725B1 (ko) 반도체상의 게이트 산화물의 테스트 방법
KR100934791B1 (ko) 전류특성 측정용 반도체 소자 및 반도체 소자의 전류특성측정 방법
US5391502A (en) Per-wafer method for globally stressing gate oxide during device fabrication
US6265729B1 (en) Method for detecting and characterizing plasma-etch induced damage in an integrated circuit
US4860079A (en) Screening of gate oxides on semiconductors
TWI714494B (zh) 淺溝渠隔離結構中的針狀缺陷的監測方法
Chow et al. Failure analysis on plasma charging induced damage due to effect of circuit layout & device structure marginality
JP4525024B2 (ja) Soiウエーハの評価方法
US6218218B1 (en) Method for reducing gate oxide damage caused by charging
JP2003203987A (ja) 半導体装置およびその製造方法
US6222228B1 (en) Method for reducing gate oxide damage caused by charging
JPH0738100A (ja) Misfetの製造方法
JPS594070A (ja) 半導体記憶装置及びその製造方法
JP5697971B2 (ja) 半導体装置製造工程におけるチャージアップ検出方法
JP4576981B2 (ja) 半導体基板の評価方法及び半導体基板評価用素子
JP2002094004A (ja) 半導体装置
JP4547187B2 (ja) 半導体装置の製造方法
JPH0338749B2 (ja)
Towner et al. Polysilicon interface engineering for improved PIP capacitors
Yu et al. Plasma charging defect characterization, inspection, and monitors in poly-buffered STI
CN113284845A (zh) 制造半导体器件的方法