TW201338059A - 半導體封裝件及其製法 - Google Patents

半導體封裝件及其製法 Download PDF

Info

Publication number
TW201338059A
TW201338059A TW101107145A TW101107145A TW201338059A TW 201338059 A TW201338059 A TW 201338059A TW 101107145 A TW101107145 A TW 101107145A TW 101107145 A TW101107145 A TW 101107145A TW 201338059 A TW201338059 A TW 201338059A
Authority
TW
Taiwan
Prior art keywords
layer
semiconductor package
encapsulant
wafer
adhesive layer
Prior art date
Application number
TW101107145A
Other languages
English (en)
Other versions
TWI476841B (zh
Inventor
張江城
李孟宗
黃榮邦
邱世冠
Original Assignee
矽品精密工業股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 矽品精密工業股份有限公司 filed Critical 矽品精密工業股份有限公司
Priority to TW101107145A priority Critical patent/TWI476841B/zh
Priority to CN2012101096765A priority patent/CN103295978A/zh
Priority to US13/534,664 priority patent/US20130228915A1/en
Publication of TW201338059A publication Critical patent/TW201338059A/zh
Application granted granted Critical
Publication of TWI476841B publication Critical patent/TWI476841B/zh
Priority to US15/497,964 priority patent/US10049955B2/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L24/09—Structure, shape, material or disposition of the bonding areas after the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02379—Fan-out arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
    • H01L2224/2743—Manufacturing methods by blanket deposition of the material of the layer connector in solid form
    • H01L2224/27436—Lamination of a preform, e.g. foil, sheet or layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

一種半導體封裝件之製法，係包括：形成離型層於一表面具凹部之承載板上；置放晶片於該凹部內之離型層上；形成封裝膠體於該晶片與離型層上；形成接著層於該封裝膠體上；移除該離型層與承載板；以及形成線路結構於該封裝膠體與晶片上。藉由離型層對晶片及封裝膠體僅具些微黏性之特性，以避免因熱膨脹係數不同而使整體結構在後續製程之溫度循環中發生翹曲。本發明復提供該半導體封裝件。

Description

半導體封裝件及其製法
本發明係關於半導體封裝件及其製法，特別是關於一種提升可靠度之半導體封裝件及其製法。
隨著電子產業的蓬勃發展，電子產品也逐漸邁向多功能、高性能的趨勢。為了滿足半導體封裝件微型化(miniaturization)的封裝需求，係發展出晶圓級封裝(Wafer Level Packaging,WLP)的技術。
第6452265號美國專利與第7202107號美國專利係提供一種晶圓級封裝之製法。請參閱第1A至1E圖，係為習知半導體封裝件1之製法之剖面示意圖。
如第1A圖所示，形成一熱化離型膠層(thermal release tape)11於一承載板10上，該熱化離型膠層11具有遇熱失去黏性之特性。
如第1B圖所示，置放複數晶片12於該熱化離型膠層11上，該些晶片12具有相對之作用面12a與非作用面12b，各該作用面12a上均具有複數電極墊120，且各該作用面12a結合於該熱化離型膠層11上。
如第1C圖所示，以模壓(molding)方式形成一封裝膠體13於該晶片12與該熱化離型膠層11上。
如第1D圖所示，加熱移除該熱化離型膠層11與該承載板10，以外露該晶片12之作用面12a。
如第1E圖所示，形成一線路結構14於該封裝膠體13與該晶片12之作用面12a上，令該線路結構14電性連接該晶片12之電極墊120。
惟，習知半導體封裝件1之製法中，該熱化離型膠層11具有黏性，又該熱化離型膠層11與承載板10熱膨脹係數(Coefficient of thermal expansion,CTE)差異過大，故在封裝膠體13形成後，往往使整體結構在溫度循環中發生翹曲(warpage)，導致產品之可靠度不佳。
再者，使用熱化離型膠層11塗佈於該承載板10上之製程，不利於將該熱化離型膠層11均勻塗佈於大版面尺寸之承載板10上，故多選擇塗佈於小版面尺寸之承載板10上以達均勻塗佈之需求。然而，若將熱化離型膠層11塗佈於小版面尺寸之承載板10上，不僅輸送設備(圖略)不便輸送小版面尺寸之承載板10，且難以提高生產效率。
因此，如何克服上述習知技術的種種問題，實已成目前亟欲解決的課題。
鑑於上述習知技術之缺失，本發明係提供一種半導體封裝件，係包括：封裝膠體，係具有相對之第一表面與第二表面，且該第一表面上形成有凸部；晶片，係嵌埋於該封裝膠體中，該晶片具有相對之作用面與非作用面，該作用面上具有複數電極墊，且該作用面與電極墊係外露於該凸部；線路結構，係形成於該封裝膠體之第一表面與該晶片之作用面上，令該線路結構電性連接該晶片之電極墊；以及接著層，係形成於該封裝膠體之第二表面上。
本發明復提供一種半導體封裝件之製法，係包括：提供一表面具有凹部之承載板，且該承載板之具有該凹部之表面上形成有離型層；置放晶片於該凹部內之離型層上，該晶片具有相對之作用面與非作用面，該作用面上具有複數電極墊，且該作用面結合於該離型層上；形成封裝膠體於該晶片與該離型層上；形成接著層於該封裝膠體上；移除該離型層與該承載板，以外露該晶片之作用面；以及形成線路結構於該封裝膠體與該晶片之作用面上，令該線路結構電性連接該晶片之電極墊。
前述之製法中，形成該承載板之材質可為玻璃或金屬，且形成該離型層之材質可為疏水性材質、無機物或高分子聚合物。
前述之製法中，可以電漿輔助化學氣相沉積之方式形成該離型層，且可以壓合方式形成該接著層。
前述之製法復可包括切單製程，以分離出複數個該半導體封裝件。
前述之製法於移除該離型層與該承載板之步驟前，復可包括形成一分隔層於該接著層上，其中，該分隔層係位於一支撐板上，以令該分隔層夾置於該支撐板與該接著層之間。例如：於形成該接著層於該封裝膠體上之步驟前，可先令該分隔層夾置於該支撐板與該接著層之間。其中，該分隔層對該支撐板與該接著層不具黏性。
因此，該分隔層可經圖案化形成縫隙，再埋設該分隔層於該接著層中，使部分該接著層位於該縫隙中，以令該接著層結合該支撐板，而形成該線路結構之後，可沿對應該縫隙之切割路徑進行切割，以分離該分隔層與該支撐板，且分離出複數個該半導體封裝件。或者，該分隔層之面積可小於該接著層與該支撐板之面積，使部分該接著層包覆該分隔層之邊緣，以令該接著層結合至該支撐板之邊緣，而形成該線路結構之後，可對應該晶片進行切單製程，並沿該分隔層邊緣進行切割，以分離該支撐板與分隔層，且分離出複數個該半導體封裝件。
前述之半導體封裝件及其製法中，形成該接著層之材質可為聚亞醯胺、乾膜或半乾材。
前述之半導體封裝件及其製法中，該線路結構可具有設於該封裝膠體與該作用面上之至少一介電層、形成於該介電層上之線路層、及形成於該介電層中之導電盲孔，且該導電盲孔電性連接該線路層與該電極墊。
依上述結構及其製法，最外層之介電層上可形成有絕緣層，該絕緣層具有開孔，以令該線路層之部分表面外露於該開孔，可供結合導電元件。
另外，於其他態樣中，該線路結構可具有設於該封裝膠體上之至少一介電層、及形成於該介電層與該作用面上之線路層，且該線路層電性連接該晶片之電極墊。
由上可知，本發明半導體封裝件及其製法，係藉由該離型層對晶片及封裝膠體僅具些微黏性，以避免因熱膨脹係數(CTE)不同而使整體結構在溫度循環中發生翹曲。再者，以電漿輔助化學氣相沉積之方式，該離型層容易形成於大版面之承載板上，故可便於輸送，且可提高生產效率。
以下藉由特定的具體實施例說明本發明之實施方式，熟悉此技藝之人士可由本說明書所揭示之內容輕易地瞭解本發明之其他優點及功效。
須知，本說明書所附圖式所繪示之結構、比例、大小等，均僅用以配合說明書所揭示之內容，以供熟悉此技藝之人士之瞭解與閱讀，並非用以限定本發明可實施之限定條件，故不具技術上之實質意義，任何結構之修飾、比例關係之改變或大小之調整，在不影響本發明所能產生之功效及所能達成之目的下，均應仍落在本發明所揭示之技術內容得能涵蓋之範圍內。同時，本說明書中所引用之如“上”及“一”等之用語，亦僅為便於敘述之明瞭，而非用以限定本發明可實施之範圍，其相對關係之改變或調整，在無實質變更技術內容下，當亦視為本發明可實施之範疇。
請參閱第2A至2H圖，係為本發明之半導體封裝件2之製法之剖面示意圖。
如第2A圖所示，提供表面上具有複數凹部200之一承載板20上。於本實施例中，形成該承載板20之材質係為玻璃或金屬，且各該凹部200係陣列排形成於該承載板20上。
如第2B圖所示，形成一離型層21於該承載板20表面與該些凹部200表面上。
於本實施例中，係利用電漿輔助化學氣相沉積(Plasma-Enhanced Chemical Vapor Deposition,PECVD)之方式形成該離型層21，且形成該離型層21之材質係為疏水性材質、無機物或高分子聚合物，如聚對二甲苯(Poly-para-xylylene,parylene)。
又，利用電漿輔助化學氣相沉積方式形成該離型層21，較容易形成於大版面尺寸之承載板20上，因而不僅便於輸送大版面之承載板20，且可提高生產效率。
如第2C圖所示，置放複數晶片22於各該凹部200之離型層21上，各該晶片22具有相對之作用面22a與非作用面22b，該作用面22a上具有複數電極墊220，且該作用面22a結合於該離型層21上。
本發明藉由形成凹部200，以利於晶片22對位置放，因而可避免晶片22之位置偏移，且該離型層21對該晶片22僅具些微黏性，故相較於習知技術之熱化離型膠層，該離型層21之熱膨脹係數(CTE)亦不會造成晶片22位置偏移過大之問題。因此，本發明之製法可使晶片22之位置固定，因而可提升產品後續製程之可靠度。
如第2D圖所示，以壓合或塗佈之方式形成一封裝膠體23於該晶片22與該離型層21上，以包覆該晶片22。
於本實施例中，形成該封裝膠體23之材質可為聚亞醯胺(Polyimide,PI)，並無特別限制，但該離型層21對該封裝膠體23具有黏性。
如第2D及2E圖所示，藉由一支撐板29，以壓合方式形成一接著層27於該封裝膠體23上，且壓合一分隔層28於該接著層27中。
於本實施例中，該接著層27之厚度可為10至100um，且形成該接著層27之材質係為聚亞醯胺(Polyimide,PI)、乾膜(dry film)或半乾材，而形成該支撐板29之材質係為玻璃。
再者，該分隔層28對該接著層27(如PI)與該支撐板29(如玻璃)均不具黏性，而接著層27(如PI)與該支撐板29(如玻璃)具黏性，故於製程中，需先將該分隔層28進行圖案化製程以形成縫隙280，再進行壓合，使該接著層27壓入該縫隙280中以結合該支撐板29。
又，於本實施例中，係同時壓合該接著層27、圖案化之分隔層28與支撐板29，如第2D圖所示。而於其他實施例中，亦可先將該接著層27形成於該封裝膠體23上，再藉由該支撐板29將圖案化之分隔層28壓入該接著層27中。
另外，於另一實施例中，係可藉由尺寸設計，使該接著層27結合該支撐板29。如第2E’圖所示，該分隔層28’之面積小於該接著層27之面積及該支撐板29之面積，當進行壓合作業時，部分該接著層27將受壓包覆該分隔層28’之邊緣，以令該接著層27結合至該支撐板29之邊緣。
如第2F圖所示，移除該離型層21與該承載板20，以外露該晶片22之作用面22a，且使該封裝膠體23具有凸部230。
於本實施例中，係先剝除該承載板20，再以電漿(plasma)方式移除該離型層21。因此，本發明之製法中，可不需依靠加熱方式即可移除該離型層21，故可避免整體結構在溫度循環中發生翹曲之問題。
再者，於此移除階段的製程，因需將整體結構移至另一機台上，且翻面進行移除作業，故於前一步驟須設置該支撐板29，以令該支撐板29於此階段作承載之用。
如第2G圖所示，形成一線路結構24於該封裝膠體23與該晶片22之作用面22a上，令該線路結構24電性連接該晶片22之電極墊220。
於本實施例中，該線路結構24具有設於該封裝膠體23與該作用面22a上之至少一介電層240、形成於該介電層240上之線路層241、及形成於該介電層240中之導電盲孔242，且該導電盲孔242電性連接該線路層241與該電極墊220。接著，形成一絕緣層25於該最外層之介電層240上，該絕緣層25具有複數開孔250，以令該線路層241之部分表面對應外露於各該開孔250，俾供結合導電元件26。
所述之介電層240可依需求為多層，而增加線路層241之功能。所述之絕緣層25之厚度可為30至500um，且該絕緣層25之材質可為二氧化矽(SiO2)或氮化矽(silicon nitrate)以作為鈍化層(passivation layer)。該絕緣層25之材質亦可為聚亞醯胺(Polyimide,PI)或如聚對二唑苯(Polybenzoxazole,PBO)之補強材。
再者，該導電元件26可為銲球、凸塊或銲針等，並無特別限制。
另外，於其他實施例中，如第2G’圖所示，該線路結構24亦可具有設於該封裝膠體23與該作用面22a上之至少一介電層240及形成於該介電層240上之線路層241，且該線路層241電性連接該晶片22之電極墊220。
本發明藉由壓合或塗佈之方式形成該封裝膠體23，取代習知模壓方式，以包覆該晶片22，再以圖案化方式形成大版面之線路結構24，可有效降低製作成本。
如第2H或2H’圖所示，利用雷射或刀具等切割工具，沿對應該縫隙280之切割線L(如第2F圖所示)進行切單製程，以切割出複數個半導體封裝件2,2’。
於本實施例中，係藉由圖案化該分隔層28所形成之縫隙280，以於切割時，使該接著層27不再黏住該支撐板29，故可一併分離移除該支撐板29與分隔層28。因此，本發明係利用支撐板29、分隔層28與接著層27所構成之三明治結構，以於切割完成後，便於取出各該半導體封裝件2。
於另一實施例中，若以第2E’圖進行後續製程，於切割時，係沿對應該晶片22周圍之切割線L’(如第2G”圖所示)進行切單製程，且還需沿該分隔層28’邊緣之切割線L”(如第2G”圖所示)進行切單製程，以完全分離移除該支撐板29與分隔層28。
本發明提供一種半導體封裝件2,2’，係包括：具有具有相對之第一表面23a與第二表面23b之封裝膠體23、嵌入該封裝膠體23中之一晶片22、形成於該封裝膠體23上之一線路結構24、以及形成於該封裝膠體23之第二表面23b上之一接著層27。
所述之封裝膠體23之第一表面23a上係具有一凸部230。
所述之晶片22係嵌入該凸部230中且具有相對之作用面22a與非作用面22b，該作用面22a上具有複數電極墊220，且該作用面22a與該些電極墊220係外露於該封裝膠體23之凸部230表面。
所述之接著層27之材質係為聚亞醯胺、乾膜或半乾材。
所述之線路結構24復形成於該第一表面23a與晶片22之作用面22a上，令該線路結構24電性連接該電極墊220。其中，該線路結構24具有設於該封裝膠體23與該作用面22a上之至少一介電層240、形成於該介電層240上之線路層241、及形成於該介電層240中之導電盲孔242，且該導電盲孔242電性連接該線路層241與該電極墊220。
或者，該線路結構24具有設於該封裝膠體23與該作用面22a上之至少一介電層240及形成於該介電層240上之線路層241，且該線路層241電性連接該晶片22之電極墊220。
又，該最外層之介電層240上形成有一絕緣層25，該絕緣層25具有複數開孔250，以令該線路層241之部分表面外露於各該開孔250，俾供結合導電元件26。另外，於其他實施例中，該線路結構24亦可為多層線路層之結構。
綜上所述，本發明之半導體封裝件及其製法，係藉由離型層對晶片與封裝膠體僅具些微黏性，以避免整體結構發生翹曲，故有效提升產品之可靠度。
再者，該離型層較容易形成於大版面之承載板上，因而便於輸送，且可提高生產效率。
又，藉由壓合或塗佈之方式形成該封裝膠體，再以圖案化方式形成大版面之線路結構，以達到降低製作成本之目的。
另外，藉由該分隔層之物理特性(黏性)與圖案化設計，以於切割完成後，便於拿取該半導體封裝件。
上述實施例係用以例示性說明本發明之原理及其功效，而非用於限制本發明。任何熟習此項技藝之人士均可在不違背本發明之精神及範疇下，對上述實施例進行修改。因此本發明之權利保護範圍，應如後述之申請專利範圍所列。
1,2,2’．．．半導體封裝件
10,20．．．承載板
11．．．熱化離型膠層
12,22．．．晶片
12a,22a．．．作用面
12b,22b．．．非作用面
120,220．．．電極墊
13,23．．．封裝膠體
14,24．．．線路結構
200．．．凹部
21．．．離型層
23a．．．第一表面
23b．．．第二表面
230．．．凸部
240．．．介電層
241．．．線路層
242．．．導電盲孔
25．．．絕緣層
250．．．開孔
26．．．導電元件
27．．．接著層
28,28’．．．分隔層
280．．．縫隙
29．．．支撐板
L,L’,L”．．．切割線
第1A至1E圖係為習知半導體封裝件之製法之剖面示意圖；以及
第2A至2H圖係為本發明之半導體封裝件之製法之剖面示意圖；其中，第2E’圖係為第2E圖之另一實施例，第2G’、2G”及2H’圖係為第2G及2H圖之其它實施例。
20．．．承載板
21．．．離型層
22．．．晶片
23．．．封裝膠體
27．．．接著層
28．．．分隔層
280．．．縫隙
29．．．支撐板

Claims (22)

  1. 一種半導體封裝件，係包括：封裝膠體，係具有相對之第一表面與第二表面，且該第一表面上形成有凸部；晶片，係嵌埋於該封裝膠體中，該晶片具有相對之作用面與非作用面，該作用面上具有複數電極墊，且該作用面與電極墊係外露於該凸部；線路結構，係形成於該封裝膠體之第一表面與該晶片之作用面上，令該線路結構電性連接該晶片之電極墊；以及接著層，係形成於該封裝膠體之第二表面上。
  2. 如申請專利範圍第1項所述之半導體封裝件，其中，該線路結構具有設於該封裝膠體與該作用面上之至少一介電層、形成於該介電層上之線路層、及形成於該介電層中之導電盲孔，且該導電盲孔電性連接該線路層與該電極墊。
  3. 如申請專利範圍第2項所述之半導體封裝件，其中，該最外層之介電層上形成有絕緣層，該絕緣層具有開孔，以令該線路層之部分表面外露於該開孔，俾供結合導電元件。
  4. 如申請專利範圍第1項所述之半導體封裝件，其中，該線路結構具有設於該封裝膠體上之至少一介電層、及形成於該介電層與該作用面上之線路層，且該線路層電性連接該晶片之電極墊。
  5. 如申請專利範圍第1項所述之半導體封裝件，其中，形成該接著層之材質係為聚亞醯胺、乾膜或半乾材。
  6. 一種半導體封裝件之製法，係包括：提供一表面具有凹部之承載板，且該承載板之具有該凹部之表面上形成有離型層；置放晶片於該凹部內之離型層上，該晶片具有相對之作用面與非作用面，該作用面上具有複數電極墊，且該作用面結合於該離型層上；形成封裝膠體於該晶片與該離型層上；形成接著層於該封裝膠體上；移除該離型層與該承載板，以外露該晶片之作用面；以及形成線路結構於該封裝膠體與該晶片之作用面上，令該線路結構電性連接該晶片之電極墊。
  7. 如申請專利範圍第6項所述之半導體封裝件之製法，其中，形成該承載板之材質係為玻璃或金屬。
  8. 如申請專利範圍第6項所述之半導體封裝件之製法，其中，形成該離型層之材質係為疏水性材質、無機物或高分子聚合物。
  9. 如申請專利範圍第6項所述之半導體封裝件之製法，其中，係以電漿輔助化學氣相沉積之方式形成該離型層。
  10. 如申請專利範圍第6項所述之半導體封裝件之製法，其中，係以壓合方式形成該接著層。
  11. 如申請專利範圍第6項所述之半導體封裝件之製法，其中，形成該接著層之材質係為聚亞醯胺、乾膜或半乾材。
  12. 如申請專利範圍第6項所述之半導體封裝件之製法，其中，該線路結構具有設於該封裝膠體與該作用面上之至少一介電層、形成於該介電層上之線路層、及形成於該介電層中之導電盲孔，且該導電盲孔電性連接該線路層與該電極墊。
  13. 如申請專利範圍第12項所述之半導體封裝件之製法，其中，該最外層之介電層上形成有絕緣層，該絕緣層具有開孔，以令該線路層之部分表面外露於該開孔，俾供結合導電元件。
  14. 如申請專利範圍第6項所述之半導體封裝件之製法，其中，該線路結構具有設於該封裝膠體上之至少一介電層、及形成於該介電層與該作用面上之線路層，且該線路層電性連接該晶片之電極墊。
  15. 如申請專利範圍第6項所述之半導體封裝件之製法，於移除該離型層與該承載板之步驟前，復包括下列步驟：形成一分隔層於該接著層上，其中，該分隔層係位於一支撐板上，以令該分隔層夾置於該支撐板與該接著層之間。
  16. 如申請專利範圍第15項所述之半導體封裝件之製法，其中，於形成該接著層於該封裝膠體上之步驟前，先令該分隔層夾置於該支撐板與該接著層之間。
  17. 如申請專利範圍第15項所述之半導體封裝件之製法，其中，該分隔層對該支撐板與該接著層不具黏性。
  18. 如申請專利範圍第15項所述之半導體封裝件之製法，其中，該分隔層經圖案化形成縫隙，再埋設該分隔層於該接著層中，使部分該接著層位於該縫隙中，以令該接著層結合該支撐板。
  19. 如申請專利範圍第18項所述之半導體封裝件之製法，復包括形成該線路結構之後，沿對應該縫隙之切割路徑進行切割，以分離該分隔層與該支撐板，且分離出複數個該半導體封裝件。
  20. 如申請專利範圍第15項所述之半導體封裝件之製法，其中，該分隔層之面積小於該接著層與該支撐板之面積，使部分該接著層包覆該分隔層之邊緣，以令該接著層結合至該支撐板之邊緣。
  21. 如申請專利範圍第20項所述之半導體封裝件之製法，復包括形成該線路結構之後，係對應該晶片進行切單製程，且沿該分隔層邊緣進行切割，以分離該支撐板與分隔層，且分離出複數個該半導體封裝件。
  22. 如申請專利範圍第6項所述之半導體封裝件之製法，復包括進行切單製程，以分離出複數個該半導體封裝件。
TW101107145A 2012-03-03 2012-03-03 半導體封裝件及其製法 TWI476841B (zh)

Priority Applications (4)

Application Number Priority Date Filing Date Title
TW101107145A TWI476841B (zh) 2012-03-03 2012-03-03 半導體封裝件及其製法
CN2012101096765A CN103295978A (zh) 2012-03-03 2012-04-13 半导体封装件及其制法
US13/534,664 US20130228915A1 (en) 2012-03-03 2012-06-27 Semiconductor package and fabrication method thereof
US15/497,964 US10049955B2 (en) 2012-03-03 2017-04-26 Fabrication method of wafer level packaging semiconductor package with sandwich structure of support plate isolation layer and bonding layer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW101107145A TWI476841B (zh) 2012-03-03 2012-03-03 半導體封裝件及其製法

Publications (2)

Publication Number Publication Date
TW201338059A true TW201338059A (zh) 2013-09-16
TWI476841B TWI476841B (zh) 2015-03-11

Family

ID=49042373

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101107145A TWI476841B (zh) 2012-03-03 2012-03-03 半導體封裝件及其製法

Country Status (3)

Country Link
US (2) US20130228915A1 (zh)
CN (1) CN103295978A (zh)
TW (1) TWI476841B (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI566348B (zh) * 2014-09-03 2017-01-11 矽品精密工業股份有限公司 封裝結構及其製法
TWI582866B (zh) * 2014-04-03 2017-05-11 矽品精密工業股份有限公司 半導體封裝件之製法及其所用之支撐件

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI500090B (zh) * 2012-11-13 2015-09-11 矽品精密工業股份有限公司 半導體封裝件之製法
TWI524437B (zh) * 2013-11-06 2016-03-01 矽品精密工業股份有限公司 半導體封裝件之製法
CN104637853A (zh) * 2013-11-14 2015-05-20 上海华虹宏力半导体制造有限公司 硅片的临时键合工艺方法
TWI552293B (zh) * 2014-09-26 2016-10-01 矽品精密工業股份有限公司 半導體封裝件及其製法
TWI573231B (zh) * 2015-07-17 2017-03-01 矽品精密工業股份有限公司 封裝基板及其製法
US9806030B2 (en) * 2015-10-28 2017-10-31 Indiana Integrated Circuits, LLC Prototyping of electronic circuits with edge interconnects
US9947570B2 (en) * 2015-12-30 2018-04-17 International Business Machines Corporation Handler bonding and debonding for semiconductor dies
US10224219B2 (en) 2015-12-30 2019-03-05 International Business Machines Corporation Handler bonding and debonding for semiconductor dies
CN106374055B (zh) * 2016-10-19 2019-04-30 深圳市华星光电技术有限公司 Oled显示面板的制作方法
JP6834469B2 (ja) * 2016-12-27 2021-02-24 日亜化学工業株式会社 発光装置及びその製造方法
US10811298B2 (en) * 2018-12-31 2020-10-20 Micron Technology, Inc. Patterned carrier wafers and methods of making and using the same
KR20210044654A (ko) 2019-10-15 2021-04-23 에스케이하이닉스 주식회사 웨이퍼 지지 구조체
TWI718801B (zh) * 2019-12-06 2021-02-11 矽品精密工業股份有限公司 電子封裝件之製法
CN111430249B (zh) * 2020-03-05 2022-02-22 广东工业大学 一种抑制芯片漂移与翘曲的封装方法

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5353498A (en) * 1993-02-08 1994-10-11 General Electric Company Method for fabricating an integrated circuit module
DE1025587T1 (de) * 1997-07-21 2001-02-08 Aguila Technologies Inc Halbleiter-flipchippackung und herstellungsverfahren dafür
US6452265B1 (en) 2000-01-28 2002-09-17 International Business Machines Corporation Multi-chip module utilizing a nonconductive material surrounding the chips that has a similar coefficient of thermal expansion
JP2002076040A (ja) * 2000-08-30 2002-03-15 Hitachi Ltd 半導体装置及びその製造方法
US6281047B1 (en) * 2000-11-10 2001-08-28 Siliconware Precision Industries, Co., Ltd. Method of singulating a batch of integrated circuit package units constructed on a single matrix base
JP3815239B2 (ja) * 2001-03-13 2006-08-30 日本電気株式会社 半導体素子の実装構造及びプリント配線基板
DE10334576B4 (de) 2003-07-28 2007-04-05 Infineon Technologies Ag Verfahren zum Herstellen eines Halbleiterbauelements mit einem Kunststoffgehäuse
US7176563B2 (en) * 2003-09-18 2007-02-13 International Business Machine Corporation Electronically grounded heat spreader
US7221055B2 (en) * 2005-05-23 2007-05-22 Texas Instruments Incorporated System and method for die attach using a backside heat spreader
KR101049390B1 (ko) * 2005-12-16 2011-07-14 이비덴 가부시키가이샤 다층 프린트 배선판 및 그 제조 방법
CN101192544B (zh) * 2006-11-23 2010-10-13 全懋精密科技股份有限公司 半导体元件埋入承载板的叠接结构及其制法
US20080142946A1 (en) * 2006-12-13 2008-06-19 Advanced Chip Engineering Technology Inc. Wafer level package with good cte performance
CN100565828C (zh) * 2007-04-16 2009-12-02 日月光半导体制造股份有限公司 传感器芯片的封胶方法
CN101436553B (zh) * 2007-11-16 2010-06-02 南茂科技股份有限公司 芯片重新配置的封装结构中使用金属凸块的制造方法
TWI364801B (en) * 2007-12-20 2012-05-21 Chipmos Technologies Inc Dice rearrangement package structure using layout process to form a compliant configuration
US8084299B2 (en) * 2008-02-01 2011-12-27 Infineon Technologies Ag Semiconductor device package and method of making a semiconductor device package
US7964450B2 (en) * 2008-05-23 2011-06-21 Stats Chippac, Ltd. Wirebondless wafer level package with plated bumps and interconnects
TW201114003A (en) * 2008-12-11 2011-04-16 Xintec Inc Chip package structure and method for fabricating the same
US7642128B1 (en) * 2008-12-12 2010-01-05 Stats Chippac, Ltd. Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP
US8722537B2 (en) * 2009-03-19 2014-05-13 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-sacrificial layer and method
JP5584011B2 (ja) * 2010-05-10 2014-09-03 新光電気工業株式会社 半導体パッケージの製造方法
JP5685012B2 (ja) * 2010-06-29 2015-03-18 新光電気工業株式会社 半導体パッケージの製造方法
TWI492349B (zh) * 2010-09-09 2015-07-11 矽品精密工業股份有限公司 晶片尺寸封裝件及其製法
TWI508245B (zh) * 2010-10-06 2015-11-11 矽品精密工業股份有限公司 嵌埋晶片之封裝件及其製法
CN102157392B (zh) * 2011-01-31 2012-06-13 江阴长电先进封装有限公司 低成本芯片扇出结构的封装方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI582866B (zh) * 2014-04-03 2017-05-11 矽品精密工業股份有限公司 半導體封裝件之製法及其所用之支撐件
TWI566348B (zh) * 2014-09-03 2017-01-11 矽品精密工業股份有限公司 封裝結構及其製法

Also Published As

Publication number Publication date
US10049955B2 (en) 2018-08-14
CN103295978A (zh) 2013-09-11
US20130228915A1 (en) 2013-09-05
US20170229364A1 (en) 2017-08-10
TWI476841B (zh) 2015-03-11

Similar Documents

Publication Publication Date Title
TWI476841B (zh) 半導體封裝件及其製法
TWI446501B (zh) 承載板、半導體封裝件及其製法
US8258007B2 (en) Package process
TWI614848B (zh) 電子封裝結構及其製法
TW201436161A (zh) 半導體封裝件及其製法
TW201216426A (en) Package of embedded chip and manufacturing method thereof
WO2020094096A1 (zh) 超薄来料封装方法
TWI574333B (zh) 電子封裝件及其製法
TW201818516A (zh) 電子封裝件及其製法
TWI497616B (zh) 半導體封裝件之製法
TWI567894B (zh) 晶片封裝
TWI503933B (zh) 半導體封裝件及其製法
TWI497664B (zh) 半導體封裝件之製法
TWI556381B (zh) 半導體封裝件及其製法
TW201539588A (zh) 封裝結構及其製法
TW201440184A (zh) 半導體封裝件及其製法
TW201505085A (zh) 半導體結構及其製法
TW201442179A (zh) 半導體封裝件之製法
TWI491014B (zh) 半導體堆疊單元與半導體封裝件之製法
TWI502710B (zh) 半導體封裝件及其製法
TWI506742B (zh) 半導體封裝件及其製法
TW201517182A (zh) 封裝結構之製法
TWI509749B (zh) 半導體封裝件之製法
TWI582866B (zh) 半導體封裝件之製法及其所用之支撐件
TWI520277B (zh) 半導體封裝件及其製法