TW201246512A - Lead frame - Google Patents

Lead frame Download PDF

Info

Publication number
TW201246512A
TW201246512A TW101123783A TW101123783A TW201246512A TW 201246512 A TW201246512 A TW 201246512A TW 101123783 A TW101123783 A TW 101123783A TW 101123783 A TW101123783 A TW 101123783A TW 201246512 A TW201246512 A TW 201246512A
Authority
TW
Taiwan
Prior art keywords
semiconductor
lead frame
wire
semiconductor element
thickness
Prior art date
Application number
TW101123783A
Other languages
English (en)
Other versions
TWI515871B (zh
Inventor
Yasuo Takemoto
Tetsuya Sato
Katsuyoshi Watanabe
Original Assignee
Toshiba Kk
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Kk filed Critical Toshiba Kk
Publication of TW201246512A publication Critical patent/TW201246512A/zh
Application granted granted Critical
Publication of TWI515871B publication Critical patent/TWI515871B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49558—Insulating layers on lead frames, e.g. bridging members
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/48147—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked with an intermediate bond, e.g. continuous wire daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009—Pre-treatment of the connector or the bonding area
    • H01L2224/85051—Forming additional members, e.g. for "wedge-on-ball", "ball-on-wedge", "ball-on-ball" connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06506—Wire or wire-like electrical connections between devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0651—Wire or wire-like electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06575—Auxiliary carrier between devices, the carrier having no electrical connection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/0665—Epoxy resin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Description

201246512 六、發明說明： 【發明所屬之技術領域】 本發明係關於包含複數半導體元件之半導體封穿 本申請案依據2007年4月27曰申嗜夕口 + * «甲》月之曰本專利申請案 謂-1 19798號之優先權之利益。故主張其優先權之利 益。前述曰本專利申請案之内容全部併入本文中作為參照 文獻。 ” 【先前技術】 為實現半導體裝置之小型化及高密度安裝化，在i個封 裝内積層複數半導體元件而予以密封之半導體封裝已邁入 實用化。以半導體封裝之低廉化等為優先之情形，使用廉 價之導線架作為裝載半導體元件之電路基材。在使用導線 架之半導體封裝（TSOP等）中，複數半導體元件依序被積層 於導線架之元件裝載部1數半導體元件之電極塾分別經 由金屬線（接合金屬線）而被電性連接於導線架之導線部。 【發明内容】 、° 發明所欲解決之問題 -在導線架之單面裝載半導體元件之情形，為增加半導體 元件之裝載數，使用施行壓低加工以便元件裝載部低於導 線之導線架。塵低加工會成為導線架之製造成本，進而半 導體封裝之製造成本之增加要因。施行Μ低加卫之導線架 具有傾斜部」故可裝載之半導體元件之大小會受到限制 也有人探#在導線架之兩面分別積層而裝載複數半導體 元件（參照日本特開·7_035865號公報）。此情形，會在導 I64784.doc 201246512 線架之兩面裝載半導體元件之狀態被樹脂模塑，故密封樹 脂之填充性會因半導體元件之墊排列或其連帶之導線架之 形狀而降低。由此種觀點，最好僅在導線架之單面多層地 積層而裝載半導體元件。然而，以往之具有單面積層構造 之半導體封裝卻具有起因於壓低加工之製造成本增加及元 件大小受到限制等之問題。 在半導體元件裝載於布線基板上之半導體封裝（Β〇 a 等），也進行積層而裝載複數半導體元件。為了對多層地 積層之半導體元件施行引線接合，考慮以各元件之電極墊 露出之方式將複數半導體元件積層成階梯狀。此情形，隨 著半導體元件之積層數增加，對布線基板之半導體元件之 佔有面積會增加。因此，可裝載於布線基板之半導體元件 之大小會受到限制。 解決問題之技術手段 本發明之態樣之半導體封裝之特徵在於包含：導線架， 其係包含元件支撐部、及具有内導線與外導線之導線部， 由前述元件支撐部至前述内導線呈平坦；第丨半導體元 件，其係具有形成有第丨電極墊之第丨電極形成面，使前述 第1電極形成面朝向下方，而經由第i接著層接著於前述導 線架之下表面；第2半導體元件，其係具有形成有第2電極 墊之第2電極形成面，使前述第2電極形成面朝向下方，而 經由第2接著層接著於前述第丨半導體元件之前述第i電極 形成面；第1金屬線，其係電性連接前述内導線與前述第丄 電極墊，且與前述第1半導體元件連接之端部埋入於前述 164784.doc ⑧ 201246512 第2接著層内；第2金屬線，其係電性連接前述内導線與前 述第W及樹脂密封部，其將前述第,及第= 與前述第1及第2半導體元件一起密封。 本發明之另-態樣之半導體封裝之特徵在於包含：導線 含元件支撐部、及具有内導線與外導 部，由則述元件支撐部至前述内導線呈平坦；元件群，其 係包含具有形成有電極塾之電極形成面之複數半導體元件 群’ Μ述複數半導體元件錢前述電極形成面朝 向下方而經由接著層依序積層於前述導線架之下表面；金 屬線，其係電性連接前述内導線與前述複數半導體元件之 ^述^極墊’ ·及樹脂密封部’其將前述金屬線與前述元件 起密封，連接在前述元件群内之上層之前述半導體元 件之前述金屬線端部埋人前述元件群内之下層之前述 體几件之前述接著層内。 本發明之又另一態樣之半導體封裝之特徵在於包含··電 路基材’其係具有元件裝載部與連接部；第!元件群，其 係包含具有沿著外形之一邊排列之電極塾之複數半導體元 件之第！元件群，且前述複數半導體元件係以前述電極塾 露出之方式’在前述電路基材之前述^件裝載部上積 階梯狀；第2元件群’其係包含具有沿著外形之一 之電極塾之複數半㈣元件之第2元件群，且前述複 係以前述電極塾露出之方式，在前述第丨元件群 上、、坐由間隔物層積層成階梯狀；第1金屬線，其係電性、 接前述電路基材之前述連接部與構成前述件群之$ 164784.doc 201246512 述複數半導體元件之前述電極墊；第2金屬線， 丹"I糸電性 連接前述電路基材之前述連接部與構成前述第2元件群 前述複數半導體元件之前述電極墊；及樹脂密封部，其將 前述第1及第2金屬線與前述第1及第2元件群_起密封 【實施方式】 以下，說明有關實施本發明用之型態。 參照圖1至圖8說明有關本發明之第1實施型魄 心 < 千導體 封裝。圖1及圖2係表示第1實施型態之半導體封裝之外 觀。圖3及圖4係放大表示圖2之八部。圖5係表示在導線架 裝載半導體元件之狀態。圖6及圖7係表示導線架之構成 圖8係表示對積層之半導體元件之金屬線（接合金屬線 接狀態。 此等之圖所示之半導體封裝丨具備有導線架2作為元件裝 載用之電路基材。導線架2如圖6所示，具備有導線部3與 元件支撐部4。導線部3具有作為與裝載於導線架2之半導 體元件之連接部之内導線5、與作為外部連接端子之外導 線6，由複數導線所構成。在圖5及圖6中，雖局部省略外 導線6之圖示，但如圖7所示，外導線6係向外方突出。 導線架2具有下表面側之第1主面2a與上面側之第2主面 2b。半導體元件7如圖2 '圖3及圖4所示，係裝載於導線架 2之下表面（第1主面）2&側。圖5至圖7係表示導線架2之下表 面2a。圖8表示使半導體封裝i反轉之狀態，即使導線架2 之下表面2a朝向上側之狀態。導線架2之下表面及上面係 以將外導線6連接於安裝板等之狀態為基準，以與安裝板 I64784.doc , -6 - ⑧ 201246512 表面對向之面為下表面2&，以與安裝板對向之面之相反面 為上面2b。 在導線架2之下表面2a，依序積層而裝載著第1半導體元 件7A、第2半導體元件7B、第3半導體元件7C及第4半導體 元件7D。第i至第4半導體元件7A~7D構成元件群。作為第 1至第4半導體元件7A〜7D之具體例，可列舉如NAND型快 閃記憶體之半導體記憶元件。半導體元件7之裝載數只要 複數個（至少2個）即可’並不限定於4個。收納於半導體封 裝1之半導體元件7之數可為2個、3個或5個以上。 第1半導體元件7A具有形成第1電極墊8A之電極形成面 9A。第1半導體元件7A如圖4所示，係使電極形成面9A朝 向下方（朝向導線架2之下表面2a之方向、圖中箭號方向）， 經由第1接著層10被接著於導線架2之下表面2a。如後所詳 述’内導線5係由配置於半導體元件7之短邊側之外導線6 向半導體元件7之墊排列邊（長邊）被引繞。因此，除了元件 支撐部4以外’第1半導體元件7A也經由第1接著層1〇接著 於内導線5之一部分。 在第1接著層10 ’使用一般的接合材料，例如以矽樹 脂、聚酿亞胺樹脂、環氧樹脂、丙烯酸樹脂等為主成分之 絕緣性接著劑。第1接著層10之厚度最好為10〜3〇 μιη之範 圍。第1接著層10之厚度不足1〇 μm時，有不能充分確保導 線架2與第1半導體元件7Α之間之絕緣性之虞。第1接著層 10之厚度超過30 μπι時，半導體元件7之積層厚會變厚。 第2至第4半導體元件7Β〜7D也具有形成第2至第4電極墊 164784.doc 201246512 8B、8C、8D之電極形成面9B、9C、9D。第2半導體元件 7B係使電極形成面9B朝向下方，經由第2接著層11被接著 於第1半導體元件7A之電極形成面9A。第3及第4半導體元 件7C、7D係分別使電極形成面9C、9D朝向下方，分別經 由第3及第4接著層12、13，使第3半導體元件7C接著於第2 半導體元件7B之電極形成面9B，使第4半導體元件7D接著 於第3半導體元件7C之電極形成面9C。 第1至第4半導體元件7A〜7D具有矩形狀之同一形狀，分 別使長邊及短邊一致而被積層》即，以對導線架2之半導 體元件7A、7B、7C、7D之佔有面積（積層後之元件佔有面 積）成為最小面積（相當於1個半導體元件7之面積）之方式， 第1至第4半導體元件7A〜7D分別使各邊一致而被積層。藉 此’可抑制收容大型之半導體元件7之情形之封裝尺寸之 增大。 第1至第4半導體元件7 A〜7D之電極墊8A〜8D係分別經 由第1至第4金屬線14 A~ 14D而被電性連接於内導線5。金 屬線14使用一般的Au線或Cu線等之金屬細線。金屬線14 最好適用可降低環路高度之逆接合而施行連線接合。即， 預先在電極墊8上形成金屬凸塊，將金屬線14之一端球連 接於内導線5,將他端連接於形成在電極墊8上之金屬凸 塊。 第1至第4半導體元件7八〜70係使各邊一致而被積層。因 此，連接於第1至第3半導體元件7A〜7C之第i至第3金屬線 14A〜14C分別被配置於下方（在圖8中，為上側）之半導體元 164784.doc 201246512 件7所干擾，而有發生短路等缺失之虞。因此，將第1金屬 線14Α之與第1電極墊8Α連接之端部（元件側端部）埋入第2 接著層11内。同樣地，將第2及第3金屬線14B、14C之元件 側端部分別埋入位於下方之第3及第4接著層12、13内。 在半導體封裝1之製造階段，如圖8所示，第丨至第4半導 體το件7A〜7D被依序積層於導線架之第丄主面以上。因 此第1金屬線14A之元件側端部被埋入位於上側之第2接 著層11内。第2及第3金屬線14B、14C之元件側端部也同。 半導體封裝1係在由積層第i至第4半導體元件7a〜7d之狀 態破反轉使用。結果，第1至第3金屬線14A〜14C之元件側 端部呈現被埋入位於下方之第2〜第4接著層u〜n内之狀 態。 如此，除了最下層之第4半導體元件71)以外，連接於元 件群内之上層之半導體元件7八、7B、7C之金屬線14八、 14B 14C之端部被埋入位於元件群内之下層之半導體元 件7B ' 7C、7D之接著層u、12、13内。藉此，可防止第ι 金屬線14A與第2半導體元件7B之接觸、第2金屬線14B與 第3半導體件7C之接觸、第3金屬線14C與第4半導體元 件7D之接觸。金屬線14藉著接著層11、12、13之厚度而與 半導體元件7分離。第2〜第4接著屢n、12、13 一併具有作 為間隔物層之功能。 具有作為間隔物層之功能之第2〜第4接著層i卜13除了接 著功能以外，係、由可藉半導體元件7之接著溫度而軟化而 '屬線14取入内部之絕緣樹脂所構成。作為此種絕緣樹 I64784.doc 201246512 月曰’例如’可列舉如丙烯酸樹脂之熱可塑性樹脂、或如環 氧樹脂之熱硬化性樹脂。接著層11、12、13之厚度較好為 30〜100 μηι之範圍，更好為50〜85 μιη之範圍。接著層n、 12、13之厚度不s3G㈣之情形，有不能抑制金屬線14八 與半導體兀件7之接觸之虞。接著層u ' 12、。之厚度超 過100叫時’ |導體元件7之積層厚度會變得過厚。 半導體兀件7Α〜7D之厚度未必需要受到限定。連線接合 時，位於最下層之第i半導體元件7Α之厚度以厚於其他半 導體兀件7Β、7C、7D之厚度為宜。具體上，第4導體元 件7Α之厚度與第1接著層10之厚度合計以100 μιη以上為 宜。但’第1半導體元件7Α之厚度過於厚，也僅係使積層 厚度變厚而已，與第i接著層1G之厚度合計以i5G㈣以下 為宜。 第1半導體元件7A之厚度與第1接著層10之厚度合計不足 100 μηι時，在連線接合時，有受到傷害之虞。第1半導體 7C件7Α之厚度以8〇〜1〇〇 μηΐ2範圍更為理想。其他半導體 元件7Β 7C、7D在連線接合時，接合傷害可藉位於下方 之接者層11、12、13加以緩和，即使薄化此等之厚度，也 無受到傷害之虞，反之’在抑制積層厚度之增加上以使其 薄化為宜》 ' 第2至第4半導體元件7B〜7D之厚度在抑制積層厚度之增 加上以不足80 μηι為宜，7〇 μηι以下更佳。第2至第4半導體 元件7Β〜7D之厚度之下限值並無特別限定，最好在半導體 几件之一般的製造步驟中可製作之範圍内（例如2〇 pm以 I64784.doc 201246512 上）使其/專化。第2至第4半導體元件7]3〜71)之厚度在實用上 以50 μιη以上為宜。選擇任何厚度之情形，第^半導體元件 7A之厚度也以厚於其他半導體元件7B、7C、7D之厚度為 宜。 積層而裝載於導線架2之下表面2a之第i至第4半導體元 件7A〜7D係與内導線5及第i至第4金屬線Μ〜刚同時被 樹月曰密封。p 1 5所密封。樹脂密封部1 5使用如一般的環氧樹 知之熱硬化性樹脂1此等要素構成單面積層構造之半導 體封裝1°第1實施型態之半導體封裝i適合於多廣地積層 半導體記憶元件以謀求高容量化之半導體記憶裝置。 如上所述’第1至第4半導體元件7a〜7d係積層而裝載於 導線架2之單面（下表面2士目此，為將半導體元件7之積 層厚度收谷於半導體封裝！之厚度内，使由導線架2之元件 支撐部4至内導線5平坦化，而且將元件支撐部*與内導線5 形成之平坦部配置於樹脂密封部15之上方側。換言之以 確保導線架2之下側之空間之方式，使導線架2之由樹脂密 封部1 5之突出部（導線之肩部）位於通常之上側。 具體上’如圖3所示，薄化由導線架2之上面以至樹脂密 封部15之上部之厚度（上側樹脂厚度）T1，增厚由導線架二 之下表面2a至樹脂密封部15之下部之厚度（下側樹脂厚 度）T2。適用此種構成時，不必在導線架2施行壓低加工， 而可僅在導線架2之單面（下表面23)多層地積層而裝載半導 體元件7。 例如，導線架2之厚度為125 μηι，第1半導體元件7八盥 164784.doc 201246512 第接著層ίο之合汁厚度為11〇μηι(元件厚度85_+接著層 厚度25㈣，第2至第4半導體元件7b〜7d之各厚度為 Γ，第2至第4接著層U〜13之各厚度為60 _，樹脂密封 之厚度為1_ _(1叫時，㈣密封部Η之上 脂厚度丁1為185 μΐΏ，τ側樹脂厚度仞為㈣ 採用此種構成時’可將多層地積層之半導體元件7(積層 厚度400㈣僅裝載於未施行壓低加工之導線架2之單面 (下表面2a)。另外’將導線架2之由樹脂密封部^ ^之突出部 (導線之肩部)之位置設定於上側時，可增高外導㈣之高 度。藉此’可增大半導體封们安裝於安裝板等之際之Γ卜 導線6之^簣性，故可提高半導體封裝1之安裝可靠性，尤 其疋提尚對溫度循環之可靠性（壽命）。 另外，使導線架2之與半導體元件7面對之部分（元件支 樓部4與内導線5)平坦化，故與樹脂密封部15之大小相同 之情形作比較時，可使可裝載於導線架2之半導體元件7之 大小大於料線架2施行壓低加工之情形。使複數半導體 元件7之各邊一致而積層時，也可增大可裝載於導線架2之 元件大小。藉此，可施行元件大小較大之半導體元件^ 其次，說明有關半導體元件7之墊排列構造與導線架2之 具體的形狀《第丨至第4電極墊8A〜8D係分別沿著第丨至第4 半導體元件7A〜7D之外形之_邊，具體上，沿著—方之長 邊排列。m至第4半導體元件7A〜7D如圖5所示，且 有長邊單側塾構造。外導線6係配置成分別由半導體元件7 164784.doc 12 201246512 之短邊大出。外導線6係由半導體封裝1之短邊突出。 因此’導線架2有必要將外導線6配置於兩短邊側，將内 導線5之接合部分配置於長邊側。因此，内導線5係由外導 線6向與半導體元件7之連接位置（對應於半導體元件7之一 方長邊之位置）被引繞。具體上，内導線5係由與位於短邊 側之外導線6連接之部分改變9〇度方向，例如向約45度之 方向撓曲2次而向長邊側被引繞。使用此種導線架2時，可 將長邊單側墊構造之半導體元件7收容於使外導線6由兩短 邊突出之半導體封裝1。 長邊單側墊構造之半導體元件7與短邊兩側墊構造之半 導體元件及短邊單側墊構造之半導體元件相比，元件大小 難以受到限制，且可增加連接電極數。短邊兩侧墊構造雖 "T簡化導線架2之形狀’但長邊側之元件大小受到限制。 短邊單側墊構造與長邊單側墊構造相比，連接電極數受到 限制。如此，組合引繞内導線5之導線架2與長邊單側墊構 造之半導體元件7時，可將大型而連接電極數多之半導體 元件7裝載於導線架2。 内導線5由短邊側向長邊側被引繞，故與半導體元件7之 連接部分容易移動。因此，以絕緣帶丨6固定内導線5之與 半導體元件7之連接部分附近（内導線5之一部分）^藉此， 提高對内導線5之接合性及導線架2之操作性。又，在2次 撓曲内導線5所生之空間，配置有與導線架2之對向之二邊 (在此為對向之長邊）之各邊連結之元件支撐部4。藉此，提 高導線架2對半導體元件7之支撐性。元件支撐部4係藉設 164784.doc 201246512 置貫通孔17而提高對接著層1〇之濕潤性。 導線架2係由短邊側向長邊側引繞内導線5，而使内導線 5之一部分與裝載於導線架2之半導體元件7相對向。在具 :此種構造之導線架2之兩面裝載半導體元件時，不能將 社封樹月日填充於半導體元件所夾之導線架2之間隙部分。 對此’半導體元件7僅裝載於導線架2之單面，故也可將密 封樹脂填充於導線架2之間隙部分。藉此，可提供密封可 靠性優異之半導體封裝i。 又，圖5之金屬線18係外導線6之線數多於内導線5之線 數之情形之分歧用金屬線。例如，相對於半導體元件7之 電極（晶片生效電極等）有2個，作為半導體封裝i，需要4個 電極之情形，只要能在内導線5使其分岐（施行對複數點之 連線接合與引繞），即無問題。不能如此時，則需要配置 繞回用之内導線5，並以金屬線1 8連接此與增加部分之外 導線6。適用此種構造時，可對應於各種之電極配置 造。 其次，參照圖9至圖15說明有關第2實施型態之半導體封 裝。圖9係表示第2實施型態之半導體封裝之平面構造。圖 1〇係表示第1元件群.之連線接合構造。圖丨丨係表示第2元件 群之連線接合構造。圖12及圖13係表示半導體封裝之剖面 構造。圖I4係表示對半導體元件之具體的連線接合狀態， 圖15係表示其變形例。圖9省略樹脂密封部之圖示。 此等圖所示之半導體封裝2丨具有布線基板2 2作為元件裝 載用之電路基材。電路基材只要可裝載半導體元件，且具 I64784.doc 14 201246512 有電路部即可。也可與第1實施型態同樣地適用導線架以 取代布線基板22。布線基板22例如在絕緣樹脂基板之内部 及表面設有布線網，具體上，適用利用玻璃環氧樹脂及Βτ 樹脂（雙馬來酸酐縮亞胺.三胺樹脂）等之印刷布線基板。 在布線基板22之下表面侧之第1主面22a，設有焊料凸塊 等作為外部連接端子23。在此，揭示適用於BGA封裝之半 導體封裝21，故在布線基板22之下表面，設置焊料凸塊作 為外部連接端子23。半導體封裝21也可適用於[οα封裝， 此情形，適用金屬溢料面作為外部連接端子23 ^在布線基 板22之上面側之第2主面22b，設有元件裝載部與連接墊 24。連接墊24係經由布線基板22之布線網而與外部連接端 子23電性連接》連接墊24為連線接合時之連接部。 在布線基板22之元件裝載部上，依序積層構成第丨元件 群25之第1及第2半導體元件26八、26B。第i半導體元件 26A經由省略圖示之接著層被接著於元件裝載部上。第2半 導體元件26B經由省略圖示之接著層被接著於第1半導體元 件26A上。半導體元件26A、26B具有矩形狀之同一形狀。 第1及第2半導體元件26A、26B具有分別形成電極墊27a、 27B之電極形成面，使此等電極形成面朝向上方被配置。 在第1兀件群25上，經由間隔物層29依序積層有構成第2 7G件群30之第3及第4半導體元件31A、31B。間隔物層29 例如係經由省略圖示之接著層被接著於第2半導體元件26B 上。第3半導體元件31A經由省略圖示之接著層被接著於間 隔物層29上。第4半導體元件31B經由省略圖示之接著層被 I64784.doc 201246512 接著於第3半導體元件31八上。在間隔物層μ適用具有接著 性之絕緣樹脂層之情形，可省略第3半導體元件31八之接著 層。 第3及第4半導體元件3 1A、3 1B具有矩形狀之同一形 狀。第3及第4半導體元件31A、31B分別具有分別形成電 極墊32A、32B之電極形成面，使此等電極形成面朝向上 方被配置。在第4半導體元件；31B上積層第5半導體元件 34。第5半導體元件34係經由省略圖示之接著層被接著於 第4半導體元件31B上。第5半導體元件34具有比其他半導 體元件小型之形狀。第5半導體元件34也可為構成第2元件 群30之一部分之半導體元件。 作為第1至第4半導體元件26A、26B、31A、31B之具體 例，例如可列舉如N AND型快閃記憶體之半導體記情元 件。作為第5半導體元件34之具體例，例如可列舉如半導 體記憶元件之控制元件。構成第1及第2元件群25、3〇之半 導體元件26、31之數分別只要複數個即可，並不限定於2 個或3個。第1元件群25也可由3個以上之半導體元件26構 成。第2元件群30也可由2個或4個以上之半導體元件31、 34構成。 第1至第4電極墊27A、27B、32A、32B分別沿著第！至第 4半導體元件26A ' 26B、31A、31B之外形之—邊，具體 上，沿著一方之長邊排列。即，第1至第4半導體元件 26A、26B、31A、31B分別具有長邊單側墊構造。第5半導 體元件34具有沿著鄰接之二邊排列之電極墊35。第$半導 164784.doc ⑧ 201246512 體元件34具有L型塾構造。第5半導體元件34與其他半導體 元件同樣’係使形成電極墊35之電極形成面朝向上方被配 置。
具有長邊單側墊構造之第1及第2半導體元件26A、26B 係以露出電極墊27A、27B之方式被積層成階梯狀。即， 使第1及第2半導體元件26A、26B之短邊一致，且使長邊 錯開而積層成露出第1電極塾27A。第2電極塾27B係在第1 元件群25與第2元件群30之間配置間隔物層29而露出。 同樣地，第3及第4半導體元件31A、31B係以露出電極 墊32A、32B之方式被積層成階梯狀。即，使第3及第4半 導體元件31A、31B之短邊一致，且使長邊錯開而積層成 露出第3電極墊32A。第5半導體元件34比其他半導體元件 小型’故在第5半導體元件34積層於第4半導體元件31B上 之狀態下’露出第4半導體元件3 1B之電極墊32Β» 第1至第4半導體元件26A、26B、3 1A、3 1B係分別使短 邊一致，且使第1半導體元件26A與第3半導體元件31八之 長邊、及第2半導體元件26B與第4半導體元件31B之長邊 一致而被積層。換言之，第2元件群3〇係以在布線基板22 上之位置與第1元件群25相同之方式，被配置於第i元件群 25上。第1元件群25與第2元件群30之對布線基板22之配置 位置相同。 藉由適用此種積層構造，可使各電極墊27A、27B、 32A、32B露出，且可抑制對布線基板22之半導體元件 26、3 1之佔有面積之增大。即，將4個半導體元件全部積 164784.doc •17· 201246512 層成階梯狀之情形，半導體元件之佔有面積為丨個半導體 元件之面積加上3個份之錯開面積之面積。相對地，本實 施型態之半導體元件26 ' 3 1之佔有面積為1個半導體元件 之面積加上1個份之錯開面積之面積。 如上所述，將複數半導體元件分成第1元件群25與第2元 件群30，在第1元件群25與第2元件群3〇之間配置間隔物層 29。另外’將第1及第2元件群25、3〇内之半導體元件％、 3 1積層成階梯狀’且使第1及第2元件群25、30之配置一 致。藉此，可利用1個間隔物層29露出電極墊27A ' 27B ' 3 2A、3 2B ’且抑制對布線基板22之半導體元件26、31之 佔有面積之增大。間隔物層29之增加會直接關聯到積層厚 度之增大。因此’可提供薄型且抑制面積之增大之半導體 封裝21。 第1及第2半導體元件26A、26B之電極塾27A、27B係經 由第1金屬線37被電性連接於布線基板22之連接墊24。第1 電極墊27A與第2電極墊27B之電氣特性及信號特性相等之 情形，可將連接於第2電極墊27B之金屬線37連接於第1電 極墊27A ’經由第1電極墊27A電性連接連接墊24與第2電 極墊27B。此際之金屬線37既可個別地實施接合步驟而加 以連接’也可以1條金屬線37依序連接連接墊24、第1電極 墊27A與第2電極墊27B。 第3及第4半導體元件31A、31B之電極墊32A、32B係經 由第2金屬線38被電性連接於布線基板22之連接墊24。第2 元件群30也適用與第1元件群25同樣之連接構造《第5半導 164784.doc • 18· 201246512 體元件34之電極墊35係經由第3金屬線39被電性連接於布 線基板22之連接墊24。金屬線37、38、39使用一般的Au線 或Cu線等之金屬細線所構成，金屬線37、38、39最好適用 可降低環路高度之逆接合。 在安裝半導體元件26、31 ' 34之布線基板22之第2主面 22b ’例如模塑成型環氧樹脂構成之樹脂密封部40。半導 體元件2 6 3 1、3 4係與金屬線3 7、3 8、3 9同時被樹脂密封 邛40體松、封。藉此，構成使用作為BGA及LGA等之單面 積層構造之半導體封裝21。第2實施型態之半導體封裝21 適合於多層地積層半導體記憶元件而謀求高容量化之半導 體記憶裝置。 構成第1及第2元件群25、30之半導體元件26、31之厚度 未必需要受到限定。在第i及第2元件群25、3〇中，下層側 之半導體元件26A、31A之厚度以厚於上層側半導 件―之厚度為宜。在第丨元件群25方面，= 體元件26A在連線接合時，纟易受到傷害，且因布線基板 22之表面凹凸而有在樹脂密封部4〇之模塑成型時發生破裂 之虞。因A，第1半導體元件26A之厚度以8〇〜15〇 _之範 圍為宜。 在第2元件群30方面，第3半導體元件31八之接合部至現 外伸狀態’該部分撓㈣’連線接合性會降低。因此，第 3半導體元件31A之厚度以1〇〇〜18〇叫之範圍為宜。第2及 第4半導體元件26Β、仙之厚度在抑制積層厚度之增加 上’以不足¥為宜。7〇_以下更佳。半導體元件 164784.doc 201246512 26B、3 1B之厚度與第1實施型態同樣，以2〇 μΓη以上為 宜。第5半導體元件34之厚度可從功能及積層厚度之觀點 適宜地加以選擇。 配置於第1元件群25與第2元件群30之間之間隔物層如圖 15所示’也可由可取入金屬線37之元件側端部之絕緣樹脂 層41所構成。構成第i元件群25之半導體元件26Α、26Β 中’連接於上層之半導體元件26Β之金屬線37之端部被埋 入絕緣樹脂層41内❶絕緣樹脂層41除了作為間隔物層之功 能以外’ 一併具有作為接著層之功能。絕緣樹脂層4丨例如 係由如丙烯酸樹脂之熱可塑性樹脂、或如環氧樹脂之熱硬 化性樹脂所構成/絕緣樹脂層41之厚度較好為3〇〜12〇 pm 之範圍’更好為50〜1〇〇 μπι之範圍。 又，本發明並不限定於上述實施型態，可適用於在導線 架等電路基材之單面積層而裝載複數半導體元件之各種半 導體封裝◦該種半導體元件也包含於本發明。又本發明 之實施型態可在本發明之技術的思想之範圍内加以擴充或 變更，此擴充或變更之實施型態也包含於本發明之技術的 範圍。 【圖式簡單說明】 圖1係表示第1實施型態之半導體封裝之平面圖。 圖2係圖1所示之半導體封裝之平面圖。 圖3係將圖2之Α部放大所示之圖。 圖4係圖3之剖面圖。 圖5係表示在第丨實施型態之半導體封裝之導線架裝載半 164784.doc 201246512 導體元件之狀態之平面圖。 圖6係表示第丨實施型態之半導體封裝之導線架之構成之 平面圖。 圖7係表示第丨實施型態之半導體封裳之導線架之全體構 成之平面圖。 圖8係沿著圖5之X-X線之剖面圖。 圖9係表示第2實施型態之半導體封裝之平面圖。 圖1〇係表示在第2實施型態之半導體封裝之第丨元件群施 行連線接合之狀態之平面圖。 圖11係表示在第2實施型態之半導體封裝之第2元件群施 行連線接合之狀態之平面圖。 圖12係沿著圖9之X-X線之剖面圖。 圖13係沿著圖9之Y-Y線之剖面圖。 圖14係表示在第2實施型態之半導體封裝之半導體元件 之積層狀態與連線接合狀態之剖面圖。 圖1 5係表示圖14所示之半導體元件之積層狀態之變形例 之剖面圖。 【主要元件符號說明】 1、21 半導體封裝 2 導線架 2a 導線架之下表面側之第1主面 2b 導線架之上面側之第2主面 3 導線部 4 元件支撐部 164784.doc 201246512
8D、32B 9 ' 9A > 9B > 9C ' 9D 5 6 7
7A ' 26A 7B、26B 7C ' 31A 7D、31B
8 ' 35 8A ' 27A 8B、27B 8C、32A 10 11 12 13 14、 18 14A、37 14B 、 38 14C ' 39
14D 15、 40 164784.doc 内導線 外導線 半導體元件 第1半導體元件 第2半導體元件 第3半導體元件 第4半導體元件 電極墊 第1電極墊 第2電極墊 第3電極墊 第4電極墊 電極形成面 第1接著層 第2接著層 第3接著層 第4接著層 金屬線 第1金屬線 第2金屬線 第3金屬線 第4金屬線 樹脂密封部 絕緣帶 -22- 16 201246512 22 22a 22b 23 24 25 布線基板 布線基板之下表面側之第1主面 布線基板之上面側之第2主面 外部連接端子 連接墊 第1元件群 29 間隔物層 30 第2元件群 34 第5半導體元件 41 絕緣樹脂層 T1 上側樹脂厚度 T2 下側樹脂厚度 164784.doc •23-

Claims (1)

  1. 201246512 七 1. 、申睛專利範圍： 一種導線架，其包含： 外導線，其彳♦你 個短邊之矩形體料 脂密封成具有兩個長邊及兩 個短邊突出； 時之前述_樹脂之前述兩 密=:Γ與前述外導線電性連接’一前述 元件切部’其係切半導體元件； 腳4元件切部係、連接於Ρ懸吊接腳和I懸吊接 =-懸吊接腳係沿著前述長邊之一側而配置: 前述I:懸吊接腳係沿著前述長邊之另-侧而配置； 長i之另^之第1群係從前述短邊之—側朝向前述 伕透之另—側撓曲；且 則述内導線中之第2群係從前述短邊之 述長邊之另-側挽曲。 朝向則 “員1之導線架’其進-步包含保持前述内導線之 絕緣帶。 、鬥導線之 固定於前述内 3如β求項2之導線架’其中前述絕緣帶係 導線與前述元件支撐部之間。 4.如凊求項1之導線架，其中前述元件支撐部 部及第2部分。 s第1邛伤 5·=凊求項4之導線架，其中前述第i部分係連接於複數之 則述第1懸吊接腳。 I64784.doc 201246512 6 ·如請求項4之導線架 前述第2懸吊接腳。 7 ·如請求項4之導線架 導線。 其中前述第2部份係連接於複數之 其中前述第2部份係連接於前述外 8.如請求項1之導線架 通孔。 其中於前述元件支撐部設置有貫 9.10. 月求項8之導線架’其中前述貫通孔之形狀係前述長 邊之方向成為長度方向。 如請求項1之導線架，其中 曲。 前述内導線係至少於2處撓 11. 如請求If 1 曲， 之導線架，其中前述内導線係至少於2處橈 且其相對於前述長邊之方向之角度係至少45度。 164784.doc
TW101123783A 2007-04-27 2008-04-21 導線架 TWI515871B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007119798A JP4489094B2 (ja) 2007-04-27 2007-04-27 半導体パッケージ

Publications (2)

Publication Number Publication Date
TW201246512A true TW201246512A (en) 2012-11-16
TWI515871B TWI515871B (zh) 2016-01-01

Family

ID=39968764

Family Applications (3)

Application Number Title Priority Date Filing Date
TW101100070A TWI397167B (zh) 2007-04-27 2008-04-21 半導體裝置
TW101123783A TWI515871B (zh) 2007-04-27 2008-04-21 導線架
TW097114533A TWI363417B (en) 2007-04-27 2008-04-21 Semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
TW101100070A TWI397167B (zh) 2007-04-27 2008-04-21 半導體裝置

Family Applications After (1)

Application Number Title Priority Date Filing Date
TW097114533A TWI363417B (en) 2007-04-27 2008-04-21 Semiconductor device

Country Status (4)

Country Link
US (1) US8022515B2 (zh)
JP (1) JP4489094B2 (zh)
KR (1) KR100947146B1 (zh)
TW (3) TWI397167B (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4489100B2 (ja) 2007-06-18 2010-06-23 株式会社東芝 半導体パッケージ
US8680686B2 (en) * 2010-06-29 2014-03-25 Spansion Llc Method and system for thin multi chip stack package with film on wire and copper wire

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4891687A (en) * 1987-01-12 1990-01-02 Intel Corporation Multi-layer molded plastic IC package
US5340771A (en) * 1993-03-18 1994-08-23 Lsi Logic Corporation Techniques for providing high I/O count connections to semiconductor dies
JPH08279591A (ja) * 1995-04-07 1996-10-22 Nec Corp 半導体装置とその製造方法
US6057598A (en) * 1997-01-31 2000-05-02 Vlsi Technology, Inc. Face on face flip chip integration
US5986209A (en) * 1997-07-09 1999-11-16 Micron Technology, Inc. Package stack via bottom leaded plastic (BLP) packaging
JPH1168015A (ja) * 1997-08-12 1999-03-09 Hitachi Ltd リードフレームおよびそれを用いた半導体装置ならびにその製造方法
US6034423A (en) * 1998-04-02 2000-03-07 National Semiconductor Corporation Lead frame design for increased chip pinout
US6278616B1 (en) * 1998-07-07 2001-08-21 Texas Instruments Incorporated Modifying memory device organization in high density packages
JP3494901B2 (ja) * 1998-09-18 2004-02-09 シャープ株式会社 半導体集積回路装置
US6667541B1 (en) * 1998-10-21 2003-12-23 Matsushita Electric Industrial Co., Ltd. Terminal land frame and method for manufacturing the same
TW423124B (en) * 1998-11-27 2001-02-21 Walsin Advanced Electronics Lead frame with heat dissipation plate
US6424541B1 (en) * 1999-04-21 2002-07-23 Conexant Systems, Inc Electronic device attachment methods and apparatus for forming an assembly
TW463346B (en) * 1999-05-04 2001-11-11 Sitron Prec Co Ltd Dual-leadframe package structure and its manufacturing method
US6256200B1 (en) * 1999-05-27 2001-07-03 Allen K. Lam Symmetrical package for semiconductor die
KR20010064907A (ko) * 1999-12-20 2001-07-11 마이클 디. 오브라이언 와이어본딩 방법 및 이를 이용한 반도체패키지
KR100464561B1 (ko) 2000-04-11 2004-12-31 앰코 테크놀로지 코리아 주식회사 반도체 패키지 및 이것의 제조방법
JP2001308262A (ja) * 2000-04-26 2001-11-02 Mitsubishi Electric Corp 樹脂封止ｂｇａ型半導体装置
TW459361B (en) * 2000-07-17 2001-10-11 Siliconware Precision Industries Co Ltd Three-dimensional multiple stacked-die packaging structure
JP3913481B2 (ja) 2001-01-24 2007-05-09 シャープ株式会社 半導体装置および半導体装置の製造方法
US6388313B1 (en) * 2001-01-30 2002-05-14 Siliconware Precision Industries Co., Ltd. Multi-chip module
US6555917B1 (en) * 2001-10-09 2003-04-29 Amkor Technology, Inc. Semiconductor package having stacked semiconductor chips and method of making the same
US6737750B1 (en) * 2001-12-07 2004-05-18 Amkor Technology, Inc. Structures for improving heat dissipation in stacked semiconductor packages
US7332819B2 (en) * 2002-01-09 2008-02-19 Micron Technology, Inc. Stacked die in die BGA package
US6841858B2 (en) * 2002-09-27 2005-01-11 St Assembly Test Services Pte Ltd. Leadframe for die stacking applications and related die stacking concepts
TWI280653B (en) * 2004-12-01 2007-05-01 Macronix Int Co Ltd Package
US7163839B2 (en) * 2005-04-27 2007-01-16 Spansion Llc Multi-chip module and method of manufacture
JP4674113B2 (ja) * 2005-05-06 2011-04-20 Ｏｋｉセミコンダクタ株式会社 半導体装置及びその製造方法
JP2007035865A (ja) 2005-07-26 2007-02-08 Toshiba Corp 半導体パッケージとその製造方法
JP2007134486A (ja) 2005-11-10 2007-05-31 Toshiba Corp 積層型半導体装置及びその製造方法

Also Published As

Publication number Publication date
JP4489094B2 (ja) 2010-06-23
TWI363417B (en) 2012-05-01
US20080277770A1 (en) 2008-11-13
TWI397167B (zh) 2013-05-21
TW201220466A (en) 2012-05-16
TW200908284A (en) 2009-02-16
TWI515871B (zh) 2016-01-01
US8022515B2 (en) 2011-09-20
JP2008277571A (ja) 2008-11-13
KR100947146B1 (ko) 2010-03-12
KR20080096442A (ko) 2008-10-30

Similar Documents

Publication Publication Date Title
JP3499202B2 (ja) 半導体装置の製造方法
CN101114628B (zh) 半导体器件及其制造方法
US20200388547A1 (en) Semiconductor memory device
TW200910551A (en) Semiconductor package structure
JP2008205143A (ja) 半導体装置とそれを用いた半導体モジュール
JPH011269A (ja) 半導体装置
JP2009141169A (ja) 半導体装置
JP2008311559A (ja) 半導体パッケージ
CN106206329B (zh) 半导体装置
JP2006086149A (ja) 半導体装置
TW201246512A (en) Lead frame
TWI362741B (en) Stacked semiconductor package in which semiconductor package are connected using a connector
KR20010028498A (ko) 접착성 전도체 및 이를 사용한 칩실장구조
TW201037793A (en) Cavity chip package structure and package-on-package using the same
JP2004087936A (ja) 半導体装置及び半導体装置の製造方法並びに電子機器
JP4083376B2 (ja) 半導体モジュール
JP2005079387A (ja) 半導体装置、半導体モジュールおよび半導体装置の製造方法
TW200933868A (en) Stacked chip package structure
JP2008171895A (ja) 半導体素子埋め込み支持基板の積層構造とその製造方法
JPH10242379A (ja) 半導体モジュール
TWI364103B (en) Multi-chip stacked package
TW201131709A (en) Multi-layer semiconductor element package structure with surge-proof function and method of manufacturing the same
JP2002373966A (ja) 半導体チップの実装構造体及びその製造方法
JPH08316636A (ja) 半導体装置
TW200941668A (en) Semiconductor package having outer terminals with directly wire-bonding and method for manufacturing the same