TW201234413A - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- TW201234413A TW201234413A TW101100848A TW101100848A TW201234413A TW 201234413 A TW201234413 A TW 201234413A TW 101100848 A TW101100848 A TW 101100848A TW 101100848 A TW101100848 A TW 101100848A TW 201234413 A TW201234413 A TW 201234413A
- Authority
- TW
- Taiwan
- Prior art keywords
- wiring
- wirings
- measured
- column
- row
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Automation & Control Theory (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011024568A JP5660313B2 (ja) | 2011-02-08 | 2011-02-08 | 半導体装置 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW201234413A true TW201234413A (en) | 2012-08-16 |
Family
ID=46587826
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW101100848A TW201234413A (en) | 2011-02-08 | 2012-01-09 | Semiconductor device |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US20120199829A1 (enExample) |
| JP (1) | JP5660313B2 (enExample) |
| CN (1) | CN102629602A (enExample) |
| TW (1) | TW201234413A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9972571B1 (en) | 2016-12-15 | 2018-05-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Logic cell structure and method |
| US10756114B2 (en) | 2017-12-28 | 2020-08-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor circuit with metal structure and manufacturing method |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8816715B2 (en) * | 2011-05-12 | 2014-08-26 | Nanya Technology Corp. | MOS test structure, method for forming MOS test structure and method for performing wafer acceptance test |
| KR102326562B1 (ko) * | 2013-10-04 | 2021-11-16 | 에스케이하이닉스 주식회사 | 테스트부를 갖는 반도체 장치, 이를 포함하는 전자 장치 및 그 테스트 방법 |
| US9378826B2 (en) * | 2014-07-23 | 2016-06-28 | Samsung Electronics Co., Ltd. | Nonvolatile memory device, program method thereof, and storage device including the same |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3763664B2 (ja) * | 1998-04-08 | 2006-04-05 | 松下電器産業株式会社 | テスト回路 |
| US7030651B2 (en) * | 2003-12-04 | 2006-04-18 | Viciciv Technology | Programmable structured arrays |
| DE102004060369A1 (de) * | 2004-12-15 | 2006-06-29 | Infineon Technologies Ag | Halbleiterscheibe mit Teststruktur |
| US7489151B2 (en) * | 2005-10-03 | 2009-02-10 | Pdf Solutions, Inc. | Layout for DUT arrays used in semiconductor wafer testing |
| JP4274576B2 (ja) * | 2007-01-12 | 2009-06-10 | エルピーダメモリ株式会社 | 半導体装置 |
| KR101283537B1 (ko) * | 2007-09-28 | 2013-07-15 | 삼성전자주식회사 | 고전압 측정 회로 및 이를 구비하는 비휘발성 메모리 장치 |
| JP5174505B2 (ja) * | 2008-03-27 | 2013-04-03 | シャープ株式会社 | 不具合検出機能を備えた半導体装置 |
| JP5142145B2 (ja) * | 2008-03-27 | 2013-02-13 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法、半導体ウェハ、およびテスト方法 |
| US8343781B2 (en) * | 2010-09-21 | 2013-01-01 | International Business Machines Corporation | Electrical mask inspection |
-
2011
- 2011-02-08 JP JP2011024568A patent/JP5660313B2/ja not_active Expired - Fee Related
-
2012
- 2012-01-09 TW TW101100848A patent/TW201234413A/zh unknown
- 2012-01-25 US US13/358,084 patent/US20120199829A1/en not_active Abandoned
- 2012-01-31 CN CN2012100214923A patent/CN102629602A/zh active Pending
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9972571B1 (en) | 2016-12-15 | 2018-05-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Logic cell structure and method |
| US10483204B2 (en) | 2016-12-15 | 2019-11-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Logic cell structure with interconnection design and configuration |
| US11257761B2 (en) | 2016-12-15 | 2022-02-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Logic cell structure and method |
| US10756114B2 (en) | 2017-12-28 | 2020-08-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor circuit with metal structure and manufacturing method |
| US10854635B2 (en) | 2017-12-28 | 2020-12-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor circuit with metal structure having different pitches |
| US11282859B2 (en) | 2017-12-28 | 2022-03-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor circuit with metal structure and manufacturing method |
| US11721701B2 (en) | 2017-12-28 | 2023-08-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor circuit with metal structure and manufacturing method |
Also Published As
| Publication number | Publication date |
|---|---|
| JP5660313B2 (ja) | 2015-01-28 |
| CN102629602A (zh) | 2012-08-08 |
| JP2012164838A (ja) | 2012-08-30 |
| US20120199829A1 (en) | 2012-08-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8125233B2 (en) | Parametric testline with increased test pattern areas | |
| US7735375B2 (en) | Stress-distribution detecting semiconductor package group and detection method of stress distribution in semiconductor package using the same | |
| TW201234413A (en) | Semiconductor device | |
| US8648341B2 (en) | Methods and apparatus for testing pads on wafers | |
| CN106356371B (zh) | 半导体装置、片上系统、移动装置和半导体系统 | |
| JP4985477B2 (ja) | トランジスタ回路形成基板及びトランジスタ製造方法 | |
| US9024407B2 (en) | Monitoring testkey used in semiconductor fabrication | |
| TWI517344B (zh) | 半導體裝置中通孔定距之軟體及方法 | |
| US20130130415A1 (en) | Methods of testing integrated circuit devices using fuse elements | |
| CN109904091B (zh) | 晶圆测试结构、晶圆以及晶圆的测试方法 | |
| US8954916B2 (en) | Test circuit, integrated circuit, and test circuit layout method | |
| JP4970749B2 (ja) | 容易に変更することができる配線構造体の設計方法 | |
| CN101752345A (zh) | 半导体器件p2id和sm的测试结构 | |
| US9070550B2 (en) | Semiconductor device and manufacturing method thereof | |
| CN103247550A (zh) | 监控制程稳定性的测试模块和方法 | |
| CN106601645A (zh) | 一种测试结构及其布设方法 | |
| CN104716140B (zh) | 在存储器mux1布局中具有多层引脚的器件 | |
| JP5492929B2 (ja) | 半導体装置の製造方法 | |
| JPH04365347A (ja) | 半導体チップにおけるモニタ装置用素子構造 | |
| US20250355021A1 (en) | Test element group and using the same | |
| CN117709283A (zh) | 版图的布局方法、装置和集成电路版图结构 | |
| US20140266286A1 (en) | Through-substrate via with a fuse structure | |
| CN114429917A (zh) | 半导体装置 | |
| US10777508B2 (en) | Semiconductor device | |
| CN120072802A (zh) | Lod效应测试结构和lod效应测试电路结构 |