SG161151A1 - Soi substrate and method for manufacturing the same - Google Patents

Soi substrate and method for manufacturing the same

Info

Publication number
SG161151A1
SG161151A1 SG200906654-9A SG2009066549A SG161151A1 SG 161151 A1 SG161151 A1 SG 161151A1 SG 2009066549 A SG2009066549 A SG 2009066549A SG 161151 A1 SG161151 A1 SG 161151A1
Authority
SG
Singapore
Prior art keywords
substrate
single crystal
semiconductor layer
crystal semiconductor
soi substrate
Prior art date
Application number
SG200906654-9A
Other languages
English (en)
Inventor
Hideto Ohnuma
Eiji Higa
Original Assignee
Semiconductor Energy Lab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Lab filed Critical Semiconductor Energy Lab
Publication of SG161151A1 publication Critical patent/SG161151A1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Recrystallisation Techniques (AREA)
  • Thin Film Transistor (AREA)
  • Liquid Crystal (AREA)
SG200906654-9A 2008-10-22 2009-10-05 Soi substrate and method for manufacturing the same SG161151A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008271676 2008-10-22

Publications (1)

Publication Number Publication Date
SG161151A1 true SG161151A1 (en) 2010-05-27

Family

ID=42107980

Family Applications (1)

Application Number Title Priority Date Filing Date
SG200906654-9A SG161151A1 (en) 2008-10-22 2009-10-05 Soi substrate and method for manufacturing the same

Country Status (6)

Country Link
US (1) US8313989B2 (ko)
JP (1) JP5613397B2 (ko)
KR (1) KR101631456B1 (ko)
CN (1) CN101728312B (ko)
SG (1) SG161151A1 (ko)
TW (1) TWI483295B (ko)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8859393B2 (en) 2010-06-30 2014-10-14 Sunedison Semiconductor Limited Methods for in-situ passivation of silicon-on-insulator wafers
US20120129318A1 (en) * 2010-11-24 2012-05-24 Semiconductor Energy Laboratory Co., Ltd. Atmospheric pressure plasma etching apparatus and method for manufacturing soi substrate
US9227295B2 (en) * 2011-05-27 2016-01-05 Corning Incorporated Non-polished glass wafer, thinning system and method for using the non-polished glass wafer to thin a semiconductor wafer
JP5821311B2 (ja) * 2011-06-17 2015-11-24 富士通セミコンダクター株式会社 半導体装置の製造方法
FR2984007B1 (fr) * 2011-12-13 2015-05-08 Soitec Silicon On Insulator Procede de stabilisation d'une interface de collage situee au sein d'une structure comprenant une couche d'oxyde enterree et structure obtenue
US9623628B2 (en) 2013-01-10 2017-04-18 Apple Inc. Sapphire component with residual compressive stress
WO2014126551A1 (en) 2013-02-12 2014-08-21 Apple Inc. Multi-step ion implantation
US9416442B2 (en) * 2013-03-02 2016-08-16 Apple Inc. Sapphire property modification through ion implantation
CN104008961A (zh) * 2014-05-27 2014-08-27 复旦大学 一种改善硅晶片机械性能的方法
CN105428302A (zh) * 2014-09-17 2016-03-23 中国科学院上海微系统与信息技术研究所 利用低温剥离技术制备绝缘体上材料的方法
CN105428301A (zh) * 2014-09-17 2016-03-23 中国科学院上海微系统与信息技术研究所 利用微波退火技术低温制备goi的方法
JP6137165B2 (ja) * 2014-12-25 2017-05-31 株式会社Sumco 半導体エピタキシャルウェーハの製造方法および固体撮像素子の製造方法
CN106409650B (zh) * 2015-08-03 2019-01-29 沈阳硅基科技有限公司 一种硅片直接键合方法
US10280504B2 (en) 2015-09-25 2019-05-07 Apple Inc. Ion-implanted, anti-reflective layer formed within sapphire material
CN107785304B (zh) * 2016-08-31 2020-03-20 沈阳硅基科技有限公司 以氮化物薄膜为绝缘埋层的soi材料及其制备方法
JP6299835B1 (ja) 2016-10-07 2018-03-28 株式会社Sumco エピタキシャルシリコンウェーハおよびエピタキシャルシリコンウェーハの製造方法
JP6812962B2 (ja) * 2017-12-26 2021-01-13 株式会社Sumco エピタキシャルシリコンウェーハの製造方法
US10943813B2 (en) * 2018-07-13 2021-03-09 Globalwafers Co., Ltd. Radio frequency silicon on insulator wafer platform with superior performance, stability, and manufacturability
US11232975B2 (en) 2018-09-26 2022-01-25 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor-on-insulator (SOI) substrate having dielectric structures that increase interface bonding strength
CN110098145B (zh) * 2019-04-03 2021-08-17 京东方科技集团股份有限公司 单晶硅薄膜及其制作方法
CN110349843B (zh) 2019-07-26 2021-12-21 京东方科技集团股份有限公司 薄膜晶体管及其制备方法、生物识别器件、显示装置
US10950631B1 (en) 2019-09-24 2021-03-16 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor-on-insulator wafer having a composite insulator layer
CN114447257B (zh) * 2022-01-17 2023-11-28 深圳市华星光电半导体显示技术有限公司 柔性基板剥离方法

Family Cites Families (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5870536A (ja) 1981-10-22 1983-04-27 Fujitsu Ltd レ−ザアニ−ル方法
US4460670A (en) * 1981-11-26 1984-07-17 Canon Kabushiki Kaisha Photoconductive member with α-Si and C, N or O and dopant
JPH0658966B2 (ja) * 1982-05-17 1994-08-03 キヤノン株式会社 半導体素子
JP2838155B2 (ja) * 1990-09-29 1998-12-16 京セラ株式会社 薄膜トランジスタの製造方法
FR2681472B1 (fr) 1991-09-18 1993-10-29 Commissariat Energie Atomique Procede de fabrication de films minces de materiau semiconducteur.
TW264575B (ko) * 1993-10-29 1995-12-01 Handotai Energy Kenkyusho Kk
JP3431033B2 (ja) 1993-10-29 2003-07-28 株式会社半導体エネルギー研究所 半導体作製方法
US5923962A (en) * 1993-10-29 1999-07-13 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
US6444506B1 (en) * 1995-10-25 2002-09-03 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing silicon thin film devices using laser annealing in a hydrogen mixture gas followed by nitride formation
JP3927634B2 (ja) * 1995-10-25 2007-06-13 株式会社半導体エネルギー研究所 レーザーアニール方法及び薄膜トランジスタの作製方法
US6534380B1 (en) * 1997-07-18 2003-03-18 Denso Corporation Semiconductor substrate and method of manufacturing the same
JPH1197379A (ja) 1997-07-25 1999-04-09 Denso Corp 半導体基板及び半導体基板の製造方法
JP2000012864A (ja) * 1998-06-22 2000-01-14 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
US7153729B1 (en) * 1998-07-15 2006-12-26 Semiconductor Energy Laboratory Co., Ltd. Crystalline semiconductor thin film, method of fabricating the same, semiconductor device, and method of fabricating the same
JP4476390B2 (ja) * 1998-09-04 2010-06-09 株式会社半導体エネルギー研究所 半導体装置の作製方法
US6375738B1 (en) * 1999-03-26 2002-04-23 Canon Kabushiki Kaisha Process of producing semiconductor article
JP4379943B2 (ja) 1999-04-07 2009-12-09 株式会社デンソー 半導体基板の製造方法および半導体基板製造装置
JP4101409B2 (ja) * 1999-08-19 2008-06-18 シャープ株式会社 半導体装置の製造方法
JP2001223175A (ja) 2000-02-08 2001-08-17 Toyota Central Res & Dev Lab Inc レーザアニール装置およびレーザアニール方法
JP2002094032A (ja) * 2000-09-12 2002-03-29 Fuji Electric Co Ltd 半導体基板およびその製作方法と、その基板を用いた半導体装置およびその製造方法
US7253032B2 (en) * 2001-04-20 2007-08-07 Semiconductor Energy Laboratory Co., Ltd. Method of flattening a crystallized semiconductor film surface by using a plate
US7084459B2 (en) * 2001-05-29 2006-08-01 Nippon Steel Corporation SOI substrate
TW544938B (en) * 2001-06-01 2003-08-01 Semiconductor Energy Lab Method of manufacturing a semiconductor device
US7119365B2 (en) * 2002-03-26 2006-10-10 Sharp Kabushiki Kaisha Semiconductor device and manufacturing method thereof, SOI substrate and display device using the same, and manufacturing method of the SOI substrate
EP1513193A4 (en) * 2003-02-14 2007-02-28 Sumco Corp PROCESS FOR PRODUCING A SILICON WAFER
JP4759919B2 (ja) 2004-01-16 2011-08-31 セイコーエプソン株式会社 電気光学装置の製造方法
JP5110772B2 (ja) 2004-02-03 2012-12-26 株式会社半導体エネルギー研究所 半導体薄膜層を有する基板の製造方法
KR100567735B1 (ko) * 2004-05-15 2006-04-04 주식회사 한택 레이저를 이용한 고품질 soi웨이퍼 제조장치 및 방법
JP2006216826A (ja) 2005-02-04 2006-08-17 Sumco Corp Soiウェーハの製造方法
US20070117287A1 (en) * 2005-11-23 2007-05-24 Semiconductor Energy Laboratory Co., Ltd. Laser irradiation apparatus
DE102006004870A1 (de) * 2006-02-02 2007-08-16 Siltronic Ag Halbleiterschichtstruktur und Verfahren zur Herstellung einer Halbleiterschichtstruktur
JP2008004821A (ja) * 2006-06-23 2008-01-10 Sumco Corp 貼り合わせウェーハの製造方法
KR101447048B1 (ko) * 2007-04-20 2014-10-06 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Soi 기판 및 반도체장치의 제조방법
US7960262B2 (en) * 2007-05-18 2011-06-14 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device by applying laser beam to single-crystal semiconductor layer and non-single-crystal semiconductor layer through cap film
US7745268B2 (en) * 2007-06-01 2010-06-29 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device with irradiation of single crystal semiconductor layer in an inert atmosphere
US7776718B2 (en) * 2007-06-25 2010-08-17 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor substrate with reduced gap size between single-crystalline layers
US7795111B2 (en) * 2007-06-27 2010-09-14 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of SOI substrate and manufacturing method of semiconductor device
JP5442224B2 (ja) * 2007-07-23 2014-03-12 株式会社半導体エネルギー研究所 Soi基板の製造方法
KR101499175B1 (ko) * 2007-10-04 2015-03-05 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 기판의 제조방법
US7799658B2 (en) * 2007-10-10 2010-09-21 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate and method for manufacturing semiconductor device
CN101842910B (zh) * 2007-11-01 2013-03-27 株式会社半导体能源研究所 用于制造光电转换器件的方法
US7851318B2 (en) * 2007-11-01 2010-12-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor substrate and method for manufacturing the same, and method for manufacturing semiconductor device
JP5286046B2 (ja) * 2007-11-30 2013-09-11 株式会社半導体エネルギー研究所 光電変換装置の製造方法
JP5404064B2 (ja) * 2008-01-16 2014-01-29 株式会社半導体エネルギー研究所 レーザ処理装置、および半導体基板の作製方法
US7932164B2 (en) * 2008-03-17 2011-04-26 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate by using monitor substrate to obtain optimal energy density for laser irradiation of single crystal semiconductor layers
JP5386856B2 (ja) * 2008-06-03 2014-01-15 株式会社Sumco 貼り合わせウェーハの製造方法
US7943414B2 (en) * 2008-08-01 2011-05-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
US8377804B2 (en) * 2008-10-02 2013-02-19 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor substrate and semiconductor device

Also Published As

Publication number Publication date
KR101631456B1 (ko) 2016-06-17
JP2010123931A (ja) 2010-06-03
TW201030817A (en) 2010-08-16
CN101728312B (zh) 2014-04-09
US8313989B2 (en) 2012-11-20
CN101728312A (zh) 2010-06-09
KR20100044706A (ko) 2010-04-30
TWI483295B (zh) 2015-05-01
US20100096720A1 (en) 2010-04-22
JP5613397B2 (ja) 2014-10-22

Similar Documents

Publication Publication Date Title
SG161151A1 (en) Soi substrate and method for manufacturing the same
TW200943476A (en) Manufacturing method of SOI substrate
TW200943495A (en) Semiconductor substrate and method for manufacturing the same, and method for manufacturing semiconductor device
IN2012DN00642A (ko)
SG162675A1 (en) Manufacturing method of soi substrate and manufacturing method of semiconductor device
SG160300A1 (en) Method for manufacturing soi substrate
JP2010123931A5 (ja) Soi基板の作製方法
JP2009135437A5 (ko)
SG139678A1 (en) Method for producing bonded wafer
SG166738A1 (en) Method for manufacturing soi substrate and soi substrate
JP2011077504A5 (ja) Soi基板の作製方法
TW201239955A (en) Laser annealing method and laser annealing apparatus
TW200601407A (en) Method for manufacturing semiconductor substrate and semiconductor substrate
SI1989740T1 (sl) Postopek označevanja sončnih celic in sončna celica
MY150139A (en) Laminated body, method of manufacturing substrate, substrate and semiconductor device
MX2007001159A (es) Metodo para formar una grieta media en un sustrato y aparato para formar una grieta media en un sustrato.
JP2009033135A5 (ko)
SG160302A1 (en) Method for manufacturing semiconductor substrate
JP2007220782A (ja) Soi基板およびsoi基板の製造方法
SG162654A1 (en) Method for bonding two substrates
TW200943387A (en) Method for manufacturing SOI substrate
WO2011159737A3 (en) Systems, methods and products involving aspects of laser irradiation, cleaving, and/or bonding silicon-containing material to substrates
SG160272A1 (en) Relaxation of a strained material layer with application of a stiffener
WO2013028861A8 (en) Ion beam processing of sic for fabrication of graphene structures
JP2009212502A5 (ko)