SG10201802543SA - Method of processing workpiece - Google Patents

Method of processing workpiece

Info

Publication number
SG10201802543SA
SG10201802543SA SG10201802543SA SG10201802543SA SG10201802543SA SG 10201802543S A SG10201802543S A SG 10201802543SA SG 10201802543S A SG10201802543S A SG 10201802543SA SG 10201802543S A SG10201802543S A SG 10201802543SA SG 10201802543S A SG10201802543S A SG 10201802543SA
Authority
SG
Singapore
Prior art keywords
workpiece
cutting
dicing lines
thereafter
projected dicing
Prior art date
Application number
SG10201802543SA
Other languages
English (en)
Inventor
Takenouchi Kenji
Original Assignee
Disco Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Disco Corp filed Critical Disco Corp
Publication of SG10201802543SA publication Critical patent/SG10201802543SA/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23DPLANING; SLOTTING; SHEARING; BROACHING; SAWING; FILING; SCRAPING; LIKE OPERATIONS FOR WORKING METAL BY REMOVING MATERIAL, NOT OTHERWISE PROVIDED FOR
    • B23D79/00Methods, machines, or devices not covered elsewhere, for working metal by removal of material
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B28WORKING CEMENT, CLAY, OR STONE
    • B28DWORKING STONE OR STONE-LIKE MATERIALS
    • B28D5/00Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor
    • B28D5/02Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by rotary tools, e.g. drills
    • B28D5/022Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by rotary tools, e.g. drills by cutting with discs or wheels
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304Mechanical treatment, e.g. grinding, polishing, cutting
    • H01L21/3043Making grooves, e.g. cutting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30625With simultaneous mechanical treatment, e.g. mechanico-chemical polishing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065Plasma etching; Reactive-ion etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67092Apparatus for mechanical treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308Chemical or electrical treatment, e.g. electrolytic etching using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/32Additional lead-in metallisation on a device or substrate, e.g. additional pads or pad portions, lines in the scribe line, sacrificed conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/34Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Plasma & Fusion (AREA)
  • Mechanical Engineering (AREA)
  • Optics & Photonics (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Dicing (AREA)
  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
SG10201802543SA 2017-04-04 2018-03-27 Method of processing workpiece SG10201802543SA (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2017074250A JP2018181903A (ja) 2017-04-04 2017-04-04 加工方法

Publications (1)

Publication Number Publication Date
SG10201802543SA true SG10201802543SA (en) 2018-11-29

Family

ID=63525714

Family Applications (1)

Application Number Title Priority Date Filing Date
SG10201802543SA SG10201802543SA (en) 2017-04-04 2018-03-27 Method of processing workpiece

Country Status (7)

Country Link
US (1) US10546782B2 (zh)
JP (1) JP2018181903A (zh)
KR (1) KR20180112691A (zh)
CN (1) CN108695153A (zh)
DE (1) DE102018205027A1 (zh)
SG (1) SG10201802543SA (zh)
TW (1) TW201838005A (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6812079B2 (ja) * 2017-03-13 2021-01-13 株式会社ディスコ 被加工物の加工方法
US10818551B2 (en) 2019-01-09 2020-10-27 Semiconductor Components Industries, Llc Plasma die singulation systems and related methods
JP7442927B2 (ja) * 2019-08-06 2024-03-05 株式会社ディスコ チップの製造方法

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6349926A (ja) 1986-08-20 1988-03-02 Nec Corp 複数ソ−ト処理の並行実行方式
JPH06349926A (ja) 1993-06-12 1994-12-22 Hitachi Ltd 半導体装置
US5461008A (en) * 1994-05-26 1995-10-24 Delco Electronics Corporatinon Method of preventing aluminum bond pad corrosion during dicing of integrated circuit wafers
JPH0955573A (ja) 1995-08-10 1997-02-25 Disco Abrasive Syst Ltd 樹脂基板の切削方法
US6310017B1 (en) 1999-02-01 2001-10-30 Ct Associates, Inc. Cleaner composition, method for making and using same
JP3440888B2 (ja) 1999-06-21 2003-08-25 株式会社村田製作所 ダイシングブレード及び電子部品の製造方法
US6280298B1 (en) 1999-11-24 2001-08-28 Intel Corporation Test probe cleaning
US6596562B1 (en) 2002-01-03 2003-07-22 Intel Corporation Semiconductor wafer singulation method
US6791197B1 (en) * 2002-08-26 2004-09-14 Integrated Device Technology, Inc. Reducing layer separation and cracking in semiconductor devices
US7855130B2 (en) * 2003-04-21 2010-12-21 International Business Machines Corporation Corrosion inhibitor additives to prevent semiconductor device bond-pad corrosion during wafer dicing operations
US7087452B2 (en) 2003-04-22 2006-08-08 Intel Corporation Edge arrangements for integrated circuit chips
JP4231349B2 (ja) 2003-07-02 2009-02-25 株式会社ディスコ レーザー加工方法およびレーザー加工装置
JP2006140341A (ja) 2004-11-12 2006-06-01 Disco Abrasive Syst Ltd ウエーハの分割方法
JP4751634B2 (ja) 2005-03-31 2011-08-17 富士通セミコンダクター株式会社 半導体装置の製造方法
US20080191318A1 (en) 2007-02-09 2008-08-14 Advanced Micro Devices, Inc. Semiconductor device and method of sawing semiconductor device
US8629532B2 (en) 2007-05-08 2014-01-14 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor wafer with assisting dicing structure and dicing method thereof
JP5419596B2 (ja) 2009-09-02 2014-02-19 兼房株式会社 回転工具のための流体供給機構
JP5480923B2 (ja) 2011-05-13 2014-04-23 シャープ株式会社 半導体モジュールの製造方法及び半導体モジュール
JP2013161998A (ja) * 2012-02-07 2013-08-19 Disco Abrasive Syst Ltd 切削方法
US8952413B2 (en) 2012-03-08 2015-02-10 Micron Technology, Inc. Etched trenches in bond materials for die singulation, and associated systems and methods
US8652940B2 (en) 2012-04-10 2014-02-18 Applied Materials, Inc. Wafer dicing used hybrid multi-step laser scribing process with plasma etch
US8859397B2 (en) * 2012-07-13 2014-10-14 Applied Materials, Inc. Method of coating water soluble mask for laser scribing and plasma etch
US9085049B2 (en) 2012-11-30 2015-07-21 Taiwan Semiconductor Manufacturing Company, Ltd. Method and system for manufacturing semiconductor device
JP6274926B2 (ja) * 2014-03-17 2018-02-07 株式会社ディスコ 切削方法
US9275902B2 (en) 2014-03-26 2016-03-01 Applied Materials, Inc. Dicing processes for thin wafers with bumps on wafer backside
US9130057B1 (en) 2014-06-30 2015-09-08 Applied Materials, Inc. Hybrid dicing process using a blade and laser
JP6377449B2 (ja) * 2014-08-12 2018-08-22 株式会社ディスコ ウエーハの分割方法
JP6426407B2 (ja) * 2014-09-03 2018-11-21 株式会社ディスコ ウエーハの加工方法
WO2016052444A1 (ja) 2014-09-29 2016-04-07 リンテック株式会社 半導体ウエハ加工用シート用基材、半導体ウエハ加工用シート、および半導体装置の製造方法
US10535554B2 (en) 2016-12-14 2020-01-14 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor die having edge with multiple gradients and method for forming the same

Also Published As

Publication number Publication date
DE102018205027A1 (de) 2018-10-04
KR20180112691A (ko) 2018-10-12
JP2018181903A (ja) 2018-11-15
TW201838005A (zh) 2018-10-16
CN108695153A (zh) 2018-10-23
US20180286758A1 (en) 2018-10-04
US10546782B2 (en) 2020-01-28

Similar Documents

Publication Publication Date Title
SG10201802546UA (en) Method of processing workpiece
SG10201802543SA (en) Method of processing workpiece
MY170046A (en) Wafer processing method
MY185737A (en) Laser processing apparatus
SG10201708553PA (en) Method of processing wafer
TW201612965A (en) Wafer dicing using hybrid laser and plasma etch approach with mask application by vacuum lamination
MY185736A (en) Dividing method of workpiece and laser processing apparatus
ATE469724T1 (de) Laserbearbeitungsverfahren
MX2015008863A (es) Aparatos de maquinado de tubos y metodos de operación de los mismos.
MY198103A (en) Wafer processing method
WO2017151254A3 (en) Hybrid wafer dicing approach using a split beam laser scribing process and plasma etch process
MY188827A (en) Manufacturing method of thickness-varied metal plate, manufacturing method of pressed part, and processing machine
SG10201803747XA (en) Workpiece processing method
EP2907612A3 (en) Laser processing method
SG10201802809TA (en) Device chip manufacturing method
SG10201802542RA (en) Workpiece processing method
SG10201806236TA (en) Cutting apparatus and wafer processing method
SG10201802544PA (en) Method of processing workpiece
EP3316289A3 (en) Method to improve the high k quality
SG10201902671UA (en) Wafer processing method
WO2015134200A3 (en) Baking tool for improved wafer coating process
SG10201807751QA (en) Wafer processing method
SG10201804285WA (en) Method of cutting workpiece
SG10201802545TA (en) Method of processing workpiece
SG10201803307SA (en) Method of processing workpiece