NO904908L - Datamaskinsystem. - Google Patents

Datamaskinsystem.

Info

Publication number
NO904908L
NO904908L NO90904908A NO904908A NO904908L NO 904908 L NO904908 L NO 904908L NO 90904908 A NO90904908 A NO 90904908A NO 904908 A NO904908 A NO 904908A NO 904908 L NO904908 L NO 904908L
Authority
NO
Norway
Prior art keywords
cpu
external device
pulse signals
marker pulse
read
Prior art date
Application number
NO90904908A
Other languages
English (en)
Norwegian (no)
Other versions
NO904908D0 (no
Inventor
Thomas Francis Lewis
Stephen Patrick Thompson
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of NO904908D0 publication Critical patent/NO904908D0/no
Publication of NO904908L publication Critical patent/NO904908L/no

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Information Transfer Systems (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Communication Control (AREA)
NO90904908A 1989-11-13 1990-11-12 Datamaskinsystem. NO904908L (no)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US43705989A 1989-11-13 1989-11-13

Publications (2)

Publication Number Publication Date
NO904908D0 NO904908D0 (no) 1990-11-12
NO904908L true NO904908L (no) 1991-05-14

Family

ID=23734893

Family Applications (1)

Application Number Title Priority Date Filing Date
NO90904908A NO904908L (no) 1989-11-13 1990-11-12 Datamaskinsystem.

Country Status (15)

Country Link
US (1) US5388250A (fr)
EP (1) EP0428293B1 (fr)
JP (1) JPH077377B2 (fr)
KR (1) KR940005346B1 (fr)
CN (1) CN1020812C (fr)
AU (1) AU640695B2 (fr)
CA (1) CA2023998A1 (fr)
DE (1) DE69031206T2 (fr)
FI (1) FI905611A0 (fr)
MY (1) MY107731A (fr)
NO (1) NO904908L (fr)
NZ (1) NZ235802A (fr)
PT (1) PT95850A (fr)
SG (1) SG43746A1 (fr)
TW (1) TW230244B (fr)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5481675A (en) * 1992-05-12 1996-01-02 International Business Machines Corporation Asynchronous serial communication system for delaying with software dwell time a receiving computer's acknowledgement in order for the transmitting computer to see the acknowledgement
KR950008661B1 (ko) * 1993-05-20 1995-08-04 현대전자산업주식회사 버스 다중화 회로
US5537582A (en) * 1993-05-21 1996-07-16 Draeger; Jeffrey S. Bus interface circuitry for synchronizing central processors running at multiple clock frequencies to other computer system circuitry
US5553275A (en) * 1993-07-13 1996-09-03 Intel Corporation Method and apparatus for synchronously detecting phase relationships between a high-frequency clock and a low-frequency clock
JP2551338B2 (ja) * 1993-07-23 1996-11-06 日本電気株式会社 情報処理装置
US5834956A (en) 1995-12-29 1998-11-10 Intel Corporation Core clock correction in a 2/N mode clocking scheme
US5802132A (en) * 1995-12-29 1998-09-01 Intel Corporation Apparatus for generating bus clock signals with a 1/N characteristic in a 2/N mode clocking scheme
US5821784A (en) * 1995-12-29 1998-10-13 Intel Corporation Method and apparatus for generating 2/N mode bus clock signals
US5826067A (en) * 1996-09-06 1998-10-20 Intel Corporation Method and apparatus for preventing logic glitches in a 2/n clocking scheme
US5862373A (en) * 1996-09-06 1999-01-19 Intel Corporation Pad cells for a 2/N mode clocking scheme
US5999995A (en) * 1996-12-27 1999-12-07 Oki Data Corporation Systems for adjusting a transfer rate between a host and a peripheral based on a calculation of the processing rate of the host
AU9604698A (en) 1997-10-10 1999-05-03 Rambus Incorporated Method and apparatus for two step memory write operations
US6401167B1 (en) 1997-10-10 2002-06-04 Rambus Incorporated High performance cost optimized memory
US6055587A (en) * 1998-03-27 2000-04-25 Adaptec, Inc, Integrated circuit SCSI I/O cell having signal assertion edge triggered timed glitch filter that defines a strobe masking period to protect the contents of data latches
US6087867A (en) * 1998-05-29 2000-07-11 Lsi Logic Corporation Transaction control circuit for synchronizing transactions across asynchronous clock domains
EP0978788A1 (fr) * 1998-08-04 2000-02-09 Texas Instruments France Amélioration en relation avec des transferts de données en accès directe à la mémoire
EP0978787A1 (fr) * 1998-08-04 2000-02-09 Texas Instruments France Amélioration dans la transmission de données entre dispositifs asynchrones
CA2366815C (fr) * 1999-04-01 2004-03-02 Heeling Sports Limited Dispositif a talon roulant
US6529570B1 (en) * 1999-09-30 2003-03-04 Silicon Graphics, Inc. Data synchronizer for a multiple rate clock source and method thereof
US7096377B2 (en) * 2002-03-27 2006-08-22 Intel Corporation Method and apparatus for setting timing parameters
US20070121398A1 (en) * 2005-11-29 2007-05-31 Bellows Mark D Memory controller capable of handling precharge-to-precharge restrictions
TWI506443B (zh) * 2012-12-27 2015-11-01 Mediatek Inc 處理器與週邊裝置之間的媒介週邊介面及其通信方法
CN109298248B (zh) * 2018-11-12 2020-12-01 中电科仪器仪表有限公司 一种基于fpga的复杂脉冲调制序列测量电路及方法

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3587044A (en) * 1969-07-14 1971-06-22 Ibm Digital communication system
US3623017A (en) * 1969-10-22 1971-11-23 Sperry Rand Corp Dual clocking arrangement for a digital computer
US4050096A (en) * 1974-10-30 1977-09-20 Motorola, Inc. Pulse expanding system for microprocessor systems with slow memory
US4050097A (en) * 1976-09-27 1977-09-20 Honeywell Information Systems, Inc. Synchronization technique for data transfers over an asynchronous common bus network coupling data processing apparatus
US4144562A (en) * 1977-06-23 1979-03-13 Ncr Corporation System and method for increasing microprocessor output data rate
US4143418A (en) * 1977-09-21 1979-03-06 Sperry Rand Corporation Control device and method for reading a data character from a computer at a fast rate and transmitting the character at a slow rate on a communication line
US4164787A (en) * 1977-11-09 1979-08-14 Bell Telephone Laboratories, Incorporated Multiple microprocessor intercommunication arrangement
DE2812242A1 (de) * 1978-03-21 1979-10-04 Bosch Gmbh Robert Programmierbare ablaufsteuerung
US4262331A (en) * 1978-10-30 1981-04-14 Ibm Corporation Self-adaptive computer load control
US4539635A (en) * 1980-02-11 1985-09-03 At&T Bell Laboratories Pipelined digital processor arranged for conditional operation
US4494196A (en) * 1981-05-19 1985-01-15 Wang Laboratories, Inc. Controller for peripheral data storage units
US4476527A (en) * 1981-12-10 1984-10-09 Data General Corporation Synchronous data bus with automatically variable data rate
US4517641A (en) * 1982-04-30 1985-05-14 International Business Machines Corporation Lookahead I/O device control subsystem
US4807109A (en) * 1983-11-25 1989-02-21 Intel Corporation High speed synchronous/asynchronous local bus and data transfer method
JPS61255392A (ja) * 1985-05-09 1986-11-13 横河電機株式会社 カラ−画像表示装置
FR2586118B1 (fr) * 1985-08-06 1990-01-05 Bull Sems Procede d'echange de donnees entre un microprocesseur et une memoire et dispositif permettant la mise en oeuvre du procede
JPS6243764A (ja) * 1985-08-21 1987-02-25 Nec Corp バス・ステ−ト制御回路
JP2520872B2 (ja) * 1985-12-10 1996-07-31 オリンパス光学工業株式会社 画像表示装置
US4769632A (en) * 1986-02-10 1988-09-06 Inmos Limited Color graphics control system
US4888684A (en) * 1986-03-28 1989-12-19 Tandem Computers Incorporated Multiprocessor bus protocol
JPH0619760B2 (ja) * 1986-04-23 1994-03-16 日本電気株式会社 情報処理装置
JPS6354655A (ja) * 1986-08-25 1988-03-09 Hitachi Ltd バスタイミング制御回路
AU596459B2 (en) * 1986-10-17 1990-05-03 Fujitsu Limited Data transfer system having transfer discrimination circuit
JPS63155340A (ja) * 1986-12-19 1988-06-28 Fujitsu Ltd 記憶装置の読出し方式
US4851995A (en) * 1987-06-19 1989-07-25 International Business Machines Corporation Programmable variable-cycle clock circuit for skew-tolerant array processor architecture
US5151986A (en) * 1987-08-27 1992-09-29 Motorola, Inc. Microcomputer with on-board chip selects and programmable bus stretching
US5125084A (en) * 1988-05-26 1992-06-23 Ibm Corporation Control of pipelined operation in a microcomputer system employing dynamic bus sizing with 80386 processor and 82385 cache controller
US5040109A (en) * 1988-07-20 1991-08-13 Digital Equipment Corporation Efficient protocol for communicating between asychronous devices
US5060239A (en) * 1989-05-12 1991-10-22 Alcatel Na Network Systems Corp. Transfer strobe time delay selector and method for performing same

Also Published As

Publication number Publication date
FI905611A0 (fi) 1990-11-13
AU6464190A (en) 1991-05-16
NO904908D0 (no) 1990-11-12
CN1051801A (zh) 1991-05-29
CA2023998A1 (fr) 1991-05-14
JPH077377B2 (ja) 1995-01-30
CN1020812C (zh) 1993-05-19
DE69031206D1 (de) 1997-09-11
MY107731A (en) 1996-05-30
US5388250A (en) 1995-02-07
EP0428293A2 (fr) 1991-05-22
EP0428293A3 (en) 1992-02-19
AU640695B2 (en) 1993-09-02
KR910010302A (ko) 1991-06-29
PT95850A (pt) 1992-07-31
JPH03160548A (ja) 1991-07-10
NZ235802A (en) 1994-02-25
DE69031206T2 (de) 1998-02-12
KR940005346B1 (ko) 1994-06-17
TW230244B (fr) 1994-09-11
EP0428293B1 (fr) 1997-08-06
SG43746A1 (en) 1997-11-14

Similar Documents

Publication Publication Date Title
NO904908L (no) Datamaskinsystem.
US5819096A (en) PCI to ISA interrupt protocol converter and selection mechanism
US5768612A (en) Interface allowing use of a non-PCI standard resource on a PCI standard bus
TW260769B (fr)
CA2118995A1 (fr) Logique d'arbitrage pour ordinateur a bus multiples
BR9402108A (pt) Sistema de manipulação de informações, método de transferência de dados não contíguos e ponte principal para conectar um barramento do sistema a um barramento periférico
EP0658852A3 (fr) Système d'ordinateur avec un bus local modifié
KR900000776A (ko) 주변 제어기와 어댑터 인터페이스
US5968144A (en) System for supporting DMA I/O device using PCI bus and PCI-PCI bridge comprising programmable DMA controller for request arbitration and storing data transfer information
KR950008229B1 (ko) 퍼스널 컴퓨터 시스템
US5715411A (en) Apparatus and method of converting subtractive decode device cycles to positive peripheral component interface decode device cycles
TW369632B (en) Computer system
US4330842A (en) Valid memory address pin elimination
JPS5864529A (ja) 計算機システムの入出力制御装置
KR970012172A (ko) 멀티 마이크로 프로세서용 버스제어(bus controller)장치
JPH01169691A (ja) Ｉｃカード
JPS57130137A (en) Data processor
KR970049635A (ko) 버스중재회로
EP0439594A1 (fr) Appareil pour connecter un bus de processeur principal connecte a un processeur principal a un bus peripherique connecte a plusieurs appareils perpheriques.
JPS62127962A (ja) マイクロコンピユ−タ
KR19990048059A (ko) 입출력 인터페이스장치
JPS62154047A (ja) 情報処理装置
JPH0216667A (ja) プロセッサ・システム
JPS6255167B2 (fr)
JPH06208541A (ja) マルチタスクシステムにおけるバス制御装置