DE69031206D1 - Rechnersystem - Google Patents

Rechnersystem

Info

Publication number
DE69031206D1
DE69031206D1 DE69031206T DE69031206T DE69031206D1 DE 69031206 D1 DE69031206 D1 DE 69031206D1 DE 69031206 T DE69031206 T DE 69031206T DE 69031206 T DE69031206 T DE 69031206T DE 69031206 D1 DE69031206 D1 DE 69031206D1
Authority
DE
Germany
Prior art keywords
computer system
computer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69031206T
Other languages
English (en)
Other versions
DE69031206T2 (de
Inventor
Thomas Francis Lewis
Stephen Patrick Thompson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE69031206D1 publication Critical patent/DE69031206D1/de
Publication of DE69031206T2 publication Critical patent/DE69031206T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
  • Controls And Circuits For Display Device (AREA)
DE69031206T 1989-11-13 1990-10-30 Rechnersystem Expired - Fee Related DE69031206T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US43705989A 1989-11-13 1989-11-13

Publications (2)

Publication Number Publication Date
DE69031206D1 true DE69031206D1 (de) 1997-09-11
DE69031206T2 DE69031206T2 (de) 1998-02-12

Family

ID=23734893

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69031206T Expired - Fee Related DE69031206T2 (de) 1989-11-13 1990-10-30 Rechnersystem

Country Status (15)

Country Link
US (1) US5388250A (de)
EP (1) EP0428293B1 (de)
JP (1) JPH077377B2 (de)
KR (1) KR940005346B1 (de)
CN (1) CN1020812C (de)
AU (1) AU640695B2 (de)
CA (1) CA2023998A1 (de)
DE (1) DE69031206T2 (de)
FI (1) FI905611A0 (de)
MY (1) MY107731A (de)
NO (1) NO904908L (de)
NZ (1) NZ235802A (de)
PT (1) PT95850A (de)
SG (1) SG43746A1 (de)
TW (1) TW230244B (de)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5481675A (en) * 1992-05-12 1996-01-02 International Business Machines Corporation Asynchronous serial communication system for delaying with software dwell time a receiving computer's acknowledgement in order for the transmitting computer to see the acknowledgement
KR950008661B1 (ko) * 1993-05-20 1995-08-04 현대전자산업주식회사 버스 다중화 회로
US5537582A (en) * 1993-05-21 1996-07-16 Draeger; Jeffrey S. Bus interface circuitry for synchronizing central processors running at multiple clock frequencies to other computer system circuitry
US5553275A (en) * 1993-07-13 1996-09-03 Intel Corporation Method and apparatus for synchronously detecting phase relationships between a high-frequency clock and a low-frequency clock
JP2551338B2 (ja) * 1993-07-23 1996-11-06 日本電気株式会社 情報処理装置
US5834956A (en) 1995-12-29 1998-11-10 Intel Corporation Core clock correction in a 2/N mode clocking scheme
US5821784A (en) * 1995-12-29 1998-10-13 Intel Corporation Method and apparatus for generating 2/N mode bus clock signals
US5802132A (en) * 1995-12-29 1998-09-01 Intel Corporation Apparatus for generating bus clock signals with a 1/N characteristic in a 2/N mode clocking scheme
US5862373A (en) * 1996-09-06 1999-01-19 Intel Corporation Pad cells for a 2/N mode clocking scheme
US5826067A (en) * 1996-09-06 1998-10-20 Intel Corporation Method and apparatus for preventing logic glitches in a 2/n clocking scheme
US5999995A (en) * 1996-12-27 1999-12-07 Oki Data Corporation Systems for adjusting a transfer rate between a host and a peripheral based on a calculation of the processing rate of the host
US6401167B1 (en) * 1997-10-10 2002-06-04 Rambus Incorporated High performance cost optimized memory
WO1999019805A1 (en) * 1997-10-10 1999-04-22 Rambus Incorporated Method and apparatus for two step memory write operations
US6055587A (en) * 1998-03-27 2000-04-25 Adaptec, Inc, Integrated circuit SCSI I/O cell having signal assertion edge triggered timed glitch filter that defines a strobe masking period to protect the contents of data latches
US6087867A (en) * 1998-05-29 2000-07-11 Lsi Logic Corporation Transaction control circuit for synchronizing transactions across asynchronous clock domains
EP0978788A1 (de) * 1998-08-04 2000-02-09 Texas Instruments France Verbesserung der DMA-Datenübertragungen
EP0978787A1 (de) * 1998-08-04 2000-02-09 Texas Instruments France Verbesserung zur Datenübertragung zwischen asynchronen Vorrichtungen
DE60005815T2 (de) * 1999-04-01 2004-08-05 Heeling Sports Limited, Carrollton Schuhfersenroller und verfahren
US6529570B1 (en) * 1999-09-30 2003-03-04 Silicon Graphics, Inc. Data synchronizer for a multiple rate clock source and method thereof
US7096377B2 (en) * 2002-03-27 2006-08-22 Intel Corporation Method and apparatus for setting timing parameters
US20070121398A1 (en) * 2005-11-29 2007-05-31 Bellows Mark D Memory controller capable of handling precharge-to-precharge restrictions
TWI506443B (zh) * 2012-12-27 2015-11-01 Mediatek Inc 處理器與週邊裝置之間的媒介週邊介面及其通信方法
CN109298248B (zh) * 2018-11-12 2020-12-01 中电科仪器仪表有限公司 一种基于fpga的复杂脉冲调制序列测量电路及方法

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3587044A (en) * 1969-07-14 1971-06-22 Ibm Digital communication system
US3623017A (en) * 1969-10-22 1971-11-23 Sperry Rand Corp Dual clocking arrangement for a digital computer
US4050096A (en) * 1974-10-30 1977-09-20 Motorola, Inc. Pulse expanding system for microprocessor systems with slow memory
US4050097A (en) * 1976-09-27 1977-09-20 Honeywell Information Systems, Inc. Synchronization technique for data transfers over an asynchronous common bus network coupling data processing apparatus
US4144562A (en) * 1977-06-23 1979-03-13 Ncr Corporation System and method for increasing microprocessor output data rate
US4143418A (en) * 1977-09-21 1979-03-06 Sperry Rand Corporation Control device and method for reading a data character from a computer at a fast rate and transmitting the character at a slow rate on a communication line
US4164787A (en) * 1977-11-09 1979-08-14 Bell Telephone Laboratories, Incorporated Multiple microprocessor intercommunication arrangement
DE2812242C2 (de) * 1978-03-21 1987-01-15 Robert Bosch Gmbh, 7000 Stuttgart Verfahren zur Ablaufsteuerung
US4262331A (en) * 1978-10-30 1981-04-14 Ibm Corporation Self-adaptive computer load control
US4539635A (en) * 1980-02-11 1985-09-03 At&T Bell Laboratories Pipelined digital processor arranged for conditional operation
US4494196A (en) * 1981-05-19 1985-01-15 Wang Laboratories, Inc. Controller for peripheral data storage units
US4476527A (en) * 1981-12-10 1984-10-09 Data General Corporation Synchronous data bus with automatically variable data rate
US4517641A (en) * 1982-04-30 1985-05-14 International Business Machines Corporation Lookahead I/O device control subsystem
US4807109A (en) * 1983-11-25 1989-02-21 Intel Corporation High speed synchronous/asynchronous local bus and data transfer method
JPS61255392A (ja) * 1985-05-09 1986-11-13 横河電機株式会社 カラ−画像表示装置
FR2586118B1 (fr) * 1985-08-06 1990-01-05 Bull Sems Procede d'echange de donnees entre un microprocesseur et une memoire et dispositif permettant la mise en oeuvre du procede
JPS6243764A (ja) * 1985-08-21 1987-02-25 Nec Corp バス・ステ−ト制御回路
JP2520872B2 (ja) * 1985-12-10 1996-07-31 オリンパス光学工業株式会社 画像表示装置
US4769632A (en) * 1986-02-10 1988-09-06 Inmos Limited Color graphics control system
US4888684A (en) * 1986-03-28 1989-12-19 Tandem Computers Incorporated Multiprocessor bus protocol
JPH0619760B2 (ja) * 1986-04-23 1994-03-16 日本電気株式会社 情報処理装置
JPS6354655A (ja) * 1986-08-25 1988-03-09 Hitachi Ltd バスタイミング制御回路
WO1988002888A1 (en) * 1986-10-17 1988-04-21 Fujitsu Limited Data transfer system having transfer discrimination circuit
JPS63155340A (ja) * 1986-12-19 1988-06-28 Fujitsu Ltd 記憶装置の読出し方式
US4851995A (en) * 1987-06-19 1989-07-25 International Business Machines Corporation Programmable variable-cycle clock circuit for skew-tolerant array processor architecture
US5151986A (en) * 1987-08-27 1992-09-29 Motorola, Inc. Microcomputer with on-board chip selects and programmable bus stretching
US5125084A (en) * 1988-05-26 1992-06-23 Ibm Corporation Control of pipelined operation in a microcomputer system employing dynamic bus sizing with 80386 processor and 82385 cache controller
US5040109A (en) * 1988-07-20 1991-08-13 Digital Equipment Corporation Efficient protocol for communicating between asychronous devices
US5060239A (en) * 1989-05-12 1991-10-22 Alcatel Na Network Systems Corp. Transfer strobe time delay selector and method for performing same

Also Published As

Publication number Publication date
CA2023998A1 (en) 1991-05-14
US5388250A (en) 1995-02-07
EP0428293B1 (de) 1997-08-06
AU6464190A (en) 1991-05-16
NZ235802A (en) 1994-02-25
MY107731A (en) 1996-05-30
JPH077377B2 (ja) 1995-01-30
DE69031206T2 (de) 1998-02-12
CN1020812C (zh) 1993-05-19
KR910010302A (ko) 1991-06-29
NO904908L (no) 1991-05-14
KR940005346B1 (ko) 1994-06-17
JPH03160548A (ja) 1991-07-10
SG43746A1 (en) 1997-11-14
EP0428293A2 (de) 1991-05-22
NO904908D0 (no) 1990-11-12
FI905611A0 (fi) 1990-11-13
AU640695B2 (en) 1993-09-02
EP0428293A3 (en) 1992-02-19
CN1051801A (zh) 1991-05-29
PT95850A (pt) 1992-07-31
TW230244B (de) 1994-09-11

Similar Documents

Publication Publication Date Title
DE69030908D1 (de) Akustisch-digitales System
DE69129479D1 (de) Verteiltes Rechnersystem
NO914402L (no) Roer-haandteringssystem
DE68927911D1 (de) Datenverarbeitungssystem
NO176897C (no) System for område-begrensning
DE69028362D1 (de) Verteiltes Datenverarbeitungssystem
DK313589D0 (da) Formastersystem
DE68928015D1 (de) Datenverarbeitungssystem
DE68926043D1 (de) Mehrprozessor-Computersystem
DE69031206D1 (de) Rechnersystem
DE69225566D1 (de) Rechnersystem
DE69128017D1 (de) Verteiltes rechnersystem
DE69326076D1 (de) Rechnersystem
DE69030931D1 (de) Mehrfachsequenzprozessorsystem
DE69129536D1 (de) Objektbasiertes rechnersystem
DE69032001D1 (de) Informationsverarbeitungssystem
DE3752060D1 (de) Computergesteuertes entwurfsystem
DE68928774D1 (de) Kamarasystem
DE69024912D1 (de) Rechnersystem
FI900011A (fi) Kolmoisvetoakselijärjestelmä
DE59005377D1 (de) Rechnersystem.
DE69030907D1 (de) Datenverarbeitungsanlage
DE69032959D1 (de) Datenschnittstellensystem
DE69032184D1 (de) Rechnerschnittstelle
DE69026687D1 (de) Datenverarbeitungssystem

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee