NL1005932C2 - Werkwijze voor het verhinderen van de vorming van ionenimplantatiegeïnduceerde randdefecten. - Google Patents

Werkwijze voor het verhinderen van de vorming van ionenimplantatiegeïnduceerde randdefecten. Download PDF

Info

Publication number
NL1005932C2
NL1005932C2 NL1005932A NL1005932A NL1005932C2 NL 1005932 C2 NL1005932 C2 NL 1005932C2 NL 1005932 A NL1005932 A NL 1005932A NL 1005932 A NL1005932 A NL 1005932A NL 1005932 C2 NL1005932 C2 NL 1005932C2
Authority
NL
Netherlands
Prior art keywords
substrate
surface layer
implantation
depression
recrystallization
Prior art date
Application number
NL1005932A
Other languages
English (en)
Dutch (nl)
Inventor
Yong-Fen Hsieh
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to GB9716401A priority Critical patent/GB2323706B/en
Priority to GB9706080A priority patent/GB2323703B/en
Priority claimed from SG1997000956A external-priority patent/SG67382A1/en
Priority to DE19716368A priority patent/DE19716368A1/de
Priority to CN97110966A priority patent/CN1072390C/zh
Priority to NL1005932A priority patent/NL1005932C2/nl
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to FR9705289A priority patent/FR2760895B1/fr
Priority to US08/857,733 priority patent/US5989986A/en
Priority claimed from JP15851097A external-priority patent/JPH1116847A/ja
Priority to NL1010154A priority patent/NL1010154C2/nl
Publication of NL1005932C2 publication Critical patent/NL1005932C2/nl
Application granted granted Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26513Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26513Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
    • H01L21/2652Through-implantation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Semiconductor Memories (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
NL1005932A 1997-03-13 1997-04-29 Werkwijze voor het verhinderen van de vorming van ionenimplantatiegeïnduceerde randdefecten. NL1005932C2 (nl)

Priority Applications (8)

Application Number Priority Date Filing Date Title
GB9716401A GB2323706B (en) 1997-03-13 1997-03-24 Method to inhibit the formation of ion implantation induced edge defects
GB9706080A GB2323703B (en) 1997-03-13 1997-03-24 Method to inhibit the formation of ion implantation induced edge defects
DE19716368A DE19716368A1 (de) 1997-03-13 1997-04-18 Verfahren zum Verhindern der Ausbildung von durch Ionenimplantierung hervorgerufener Randdefekte
NL1005932A NL1005932C2 (nl) 1997-03-13 1997-04-29 Werkwijze voor het verhinderen van de vorming van ionenimplantatiegeïnduceerde randdefecten.
CN97110966A CN1072390C (zh) 1997-03-13 1997-04-29 在半导体基底上进行离子注入的方法
FR9705289A FR2760895B1 (fr) 1997-03-13 1997-04-29 Procede d'implantation d'ions dans un substrat de facon a minimiser la formation de defauts
US08/857,733 US5989986A (en) 1997-03-13 1997-05-16 Method to inhibit the formation of ion implantation induced edge defects
NL1010154A NL1010154C2 (nl) 1997-03-13 1998-09-22 Werkwijze voor het verhinderen van de vorming van ionenimplantatie-geïnduceerde randdefecten.

Applications Claiming Priority (16)

Application Number Priority Date Filing Date Title
TW86103096 1997-03-13
TW86103096 1997-03-13
GB9706080A GB2323703B (en) 1997-03-13 1997-03-24 Method to inhibit the formation of ion implantation induced edge defects
GB9706080 1997-03-24
SG9700956 1997-03-25
SG1997000956A SG67382A1 (en) 1997-03-25 1997-03-25 Method to inhibit the formation of ion implantation induced edge defects
DE19716368 1997-04-18
DE19716368A DE19716368A1 (de) 1997-03-13 1997-04-18 Verfahren zum Verhindern der Ausbildung von durch Ionenimplantierung hervorgerufener Randdefekte
NL1005932 1997-04-29
NL1005932A NL1005932C2 (nl) 1997-03-13 1997-04-29 Werkwijze voor het verhinderen van de vorming van ionenimplantatiegeïnduceerde randdefecten.
CN97110966A CN1072390C (zh) 1997-03-13 1997-04-29 在半导体基底上进行离子注入的方法
CN97110966 1997-04-29
US08/857,733 US5989986A (en) 1997-03-13 1997-05-16 Method to inhibit the formation of ion implantation induced edge defects
US85773397 1997-05-16
JP15851097 1997-06-16
JP15851097A JPH1116847A (ja) 1997-06-16 1997-06-16 イオン打ち込みに起因する端部欠陥形成の抑制方法

Publications (1)

Publication Number Publication Date
NL1005932C2 true NL1005932C2 (nl) 1998-11-02

Family

ID=27570426

Family Applications (1)

Application Number Title Priority Date Filing Date
NL1005932A NL1005932C2 (nl) 1997-03-13 1997-04-29 Werkwijze voor het verhinderen van de vorming van ionenimplantatiegeïnduceerde randdefecten.

Country Status (6)

Country Link
US (1) US5989986A (de)
CN (1) CN1072390C (de)
DE (1) DE19716368A1 (de)
FR (1) FR2760895B1 (de)
GB (2) GB2323706B (de)
NL (1) NL1005932C2 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6403454B1 (en) * 1999-10-29 2002-06-11 Agere Systems Guardian Corp. Silicon semiconductor devices with δ-doped layers
US7429775B1 (en) 2005-03-31 2008-09-30 Xilinx, Inc. Method of fabricating strain-silicon CMOS
US7423283B1 (en) 2005-06-07 2008-09-09 Xilinx, Inc. Strain-silicon CMOS using etch-stop layer and method of manufacture
US7655991B1 (en) * 2005-09-08 2010-02-02 Xilinx, Inc. CMOS device with stressed sidewall spacers
US7936006B1 (en) 2005-10-06 2011-05-03 Xilinx, Inc. Semiconductor device with backfilled isolation

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62245675A (ja) * 1986-04-18 1987-10-26 Citizen Watch Co Ltd Ldd型mosトランジスタとその製造方法
US5482876A (en) * 1995-05-25 1996-01-09 United Microelectronics Corporation Field effect transistor without spacer mask edge defects
EP0762490A2 (de) * 1995-08-25 1997-03-12 Oki Electric Industry Co., Ltd. Verfahren zur Herstellung einer LDD-MOSFET

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1332932A (en) * 1970-01-15 1973-10-10 Mullard Ltd Methods of manufacturing a semiconductor device
GB1485269A (en) * 1974-06-26 1977-09-08 Labaz Pharmaceutical compositions containing acetic acid derivatives
JPS6041458B2 (ja) * 1975-04-21 1985-09-17 ソニー株式会社 半導体装置の製造方法
US4044452A (en) * 1976-10-06 1977-08-30 International Business Machines Corporation Process for making field effect and bipolar transistors on the same semiconductor chip
GB2115609B (en) * 1982-02-25 1986-04-30 Raytheon Co Semiconductor structure manufacturing method
JPS5935425A (ja) * 1982-08-23 1984-02-27 Toshiba Corp 半導体装置の製造方法
JPS60223165A (ja) * 1984-04-19 1985-11-07 Toshiba Corp 半導体装置の製造方法
NL8502765A (nl) * 1985-10-10 1987-05-04 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting.
US4748103A (en) * 1986-03-21 1988-05-31 Advanced Power Technology Mask-surrogate semiconductor process employing dopant protective region
US4968634A (en) * 1988-05-20 1990-11-06 Siemens Aktiengesellschaft Fabrication process for photodiodes responsive to blue light
US5217924A (en) * 1989-05-12 1993-06-08 Texas Instruments Incorporated Method for forming shallow junctions with a low resistivity silicide layer
JPH03190221A (ja) * 1989-12-20 1991-08-20 Fujitsu Ltd 半導体装置の製造方法
JPH04155830A (ja) * 1990-10-18 1992-05-28 Sharp Corp 半導体装置の製造方法
DE4306565C2 (de) * 1993-03-03 1995-09-28 Telefunken Microelectron Verfahren zur Herstellung eines blauempfindlichen Photodetektors
JPH07245397A (ja) * 1994-03-07 1995-09-19 Oki Electric Ind Co Ltd 半導体装置の製造方法
US5576230A (en) * 1994-09-02 1996-11-19 Texas Instruments Incorporated Method of fabrication of a semiconductor device having a tapered implanted region
US5523244A (en) * 1994-12-19 1996-06-04 Hughes Aircraft Company Transistor fabrication method using dielectric protection layers to eliminate emitter defects
US5498556A (en) * 1995-01-10 1996-03-12 United Microelectronics Corp. Metal-oxide-semiconductor field-effect transistor and its method of fabrication
GB9512089D0 (en) * 1995-06-14 1995-08-09 Evans Jonathan L Semiconductor device fabrication
US5552331A (en) * 1995-07-11 1996-09-03 Advanced Micro Devices, Inc. Process for self-aligned source for high density memory

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62245675A (ja) * 1986-04-18 1987-10-26 Citizen Watch Co Ltd Ldd型mosトランジスタとその製造方法
US5482876A (en) * 1995-05-25 1996-01-09 United Microelectronics Corporation Field effect transistor without spacer mask edge defects
EP0762490A2 (de) * 1995-08-25 1997-03-12 Oki Electric Industry Co., Ltd. Verfahren zur Herstellung einer LDD-MOSFET

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 012, no. 115 (E - 599) 12 April 1988 (1988-04-12) *

Also Published As

Publication number Publication date
GB9716401D0 (en) 1997-10-08
DE19716368A1 (de) 1998-10-22
GB2323706B (en) 2002-02-13
CN1197999A (zh) 1998-11-04
GB9706080D0 (en) 1997-05-14
GB2323703B (en) 2002-02-13
GB2323706A (en) 1998-09-30
FR2760895A1 (fr) 1998-09-18
CN1072390C (zh) 2001-10-03
GB2323703A (en) 1998-09-30
FR2760895B1 (fr) 1999-05-21
US5989986A (en) 1999-11-23

Similar Documents

Publication Publication Date Title
US6780732B2 (en) DRAM access transistor
US5208472A (en) Double spacer salicide MOS device and method
US7276418B2 (en) Memory cell and method for forming the same
US7038318B2 (en) Compound structure for reduced contact resistance
US5899722A (en) Method of forming dual spacer for self aligned contact integration
JPS6050065B2 (ja) メモリセル
US7101756B2 (en) Methods for enhancing capacitors having roughened features to increase charge-storage capacity
JPH03129769A (ja) ダイナミックram記憶素子及び製造方法
NL1005932C2 (nl) Werkwijze voor het verhinderen van de vorming van ionenimplantatiegeïnduceerde randdefecten.
US7442608B2 (en) Methods of fabricating a semiconductor device using angled implantation
NL1010154C2 (nl) Werkwijze voor het verhinderen van de vorming van ionenimplantatie-geïnduceerde randdefecten.
JP3093575B2 (ja) 半導体装置及びその製造方法
US5792688A (en) Method to increase the surface area of a storage node electrode, of an STC structure, for DRAM devices, via formation of polysilicon columns
US5977598A (en) High load resistance implemented in a separate polysilicon layer with diffusion barrier therein for preventing load punch through therefrom
KR100707169B1 (ko) 메모리 소자 및 그 제조 방법
KR100270265B1 (ko) 이온주입으로유도된에지결함형성의방지방법
US5121175A (en) Semiconductor device having a side wall film
TW471138B (en) Semiconductor device having self-aligned contact and landing pad structure and method of forming same
NL1004516C2 (nl) Silicium-op-isolator (SOI) geheugen en werkwijze voor het vervaardigen hiervan.
JPH1116847A (ja) イオン打ち込みに起因する端部欠陥形成の抑制方法
JP2000049238A (ja) 不揮発性半導体記憶装置の製造方法
JPH06268178A (ja) 半導体装置の製造方法
KR20000041587A (ko) 반도체소자의 제조방법
KR20020026996A (ko) 살리사이드층 존재영역에서의 아이솔레이션 필드 리세스를저감하는 반도체소자 제조방법
KR19990016330A (ko) 트랜지스터의 제조 방법

Legal Events

Date Code Title Description
PD2B A search report has been drawn up
VD1 Lapsed due to non-payment of the annual fee

Effective date: 20091101