KR980006157A - 반도체패키지의 구조 및 제조방법 - Google Patents
반도체패키지의 구조 및 제조방법 Download PDFInfo
- Publication number
- KR980006157A KR980006157A KR1019960022901A KR19960022901A KR980006157A KR 980006157 A KR980006157 A KR 980006157A KR 1019960022901 A KR1019960022901 A KR 1019960022901A KR 19960022901 A KR19960022901 A KR 19960022901A KR 980006157 A KR980006157 A KR 980006157A
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor chip
- semiconductor package
- film
- solder ball
- circuit pattern
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45155—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48095—Kinked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10162—Shape being a cuboid with a square active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
Abstract
본 발명은 반도체 패키지의 구조 및 제조방법에 관한 것으로, 반도체패키지의 크기를 기능 저하 없이 반도체칩의 크기로 소형화하고, 고다핀을 실현하면서 경박단소화 한 새로운 형태의 칩 사이즈 패키지(Chip Size Package)로서, 반도체칩의 상면 외측으로 본드패드가 배열되는 타입이나, 반도체칩의 중앙부로 본드패드가 배열되는 타입의 모든 반도체칩을 에리어 어레이(Area Array) 형태로 반도체패키지의 입출력단자를 형성하여 전자제품에 탑재시 그 탑재되는 면적을 최소화하여 제품의 소형화를 가져올 수 있는 것이다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2a도와 제2b도는 본 발명에 의한 반도체패키지의 구조를 나타낸 단면도 및 평면도.
Claims (26)
- 전자회로가 집적되어 있고, 이 전자회로의 신호를 외부로 인출하기 위한 본드 패드(Bond Pad)가 형성된 반도체칩과, 상기 반도체칩의 상면에 본드패드를 제외한 영역에 접착수단에 의해서 부착되며, 내부에는 도전체의 회로패턴이 형성되고, 그 양면에 코팅된 비전도성 필름과, 상기 반도체칩의 본드패드와 회로패턴과의 신호를 전달하기 위하여 연결된 와이어와, 상기 와이어가 본딩된 영역을 외부의 산화 및 부식으로부터 보호하기 위한 봉지재와, 상기 와이어에 의해 전달된 반도체칩의 신호를 외부로 인출하기 위하여 회로패턴에 융착되어 있는 솔더볼로 이루어지는 것을 특징으로 하는 반도체패키지.
- 제1항에 있어서, 상기 반도체칩에 형성된 본드패드는 반도체칩의 상면 외측으로 배열되어 있는 것을 특징으로 하는 반도체패키지.
- 제1항에 있어서, 상기 반도체칩에 형성된 본드패드는 반도체칩의 상면 중앙부에 배열되어 있는 것을 특징으로 하는 반도체패키지.
- 제1항에 있어서, 상기 비전도성 필름은 제1 필름 위에 도전체로 회로패턴을 형성하고, 그 위에 제2 필름을 라미레이션(Lamination)시켜서 형성된 것을 특징으로 하는 반도체패키지.
- 제4항에 있어서, 상기 회로패턴은 20㎛ 이하의 두께를 갖는 도전체로 이루어 진 것을 특징으로 하는 반도체패키지.
- 제4항에 있어서, 상기 제2 필름은 솔더볼이 회로패턴에 융착되는 솔더볼 랜드의 영역이 오픈되고, 상기 와이어가 본딩되는 본드핑거의 영역이 오픈되어 있는 것을 특징으로 하는 반도체패키지.
- 제6항에 있어서, 상기 솔더볼 랜드는 제2 필름의 상면에 어레이(Array)형 태로 배열된 것을 특징으로 하는 반도체패키지.
- 제1항 또는 제4항에 있어서, 상기 비전도성 필름은 폴리머 테이프(Polymer Tape)나, 폴리이미드(Polyimide)의 재질로 된 것을 특징으로 하는 반도체패키지.
- 제1항 또는 제4항에 있어서, 상기 회로패턴은 카퍼 포일(Copper Foil)이나, 컨닥터(Conductor)의 재질로 된 것을 특징으로 하는 반도체패키지.
- 제1항 또는 제6항에 있어서, 상기 솔더볼 랜드와 본드핑거에는 니켈(Ni) 또는 금(Gold)이 도금된 것을 특징으로 하는 반도체패키지.
- 제1항에 있어서, 상기 반도체칩의 상면에 비전도성 필름을 부착시키는 접착수단은 에폭시 어드히시브(Epoxy Adhesive) 또는 어드히시브 필름(Adhesive Film)으로 된 것을 특징으로 하는 반도체패키지.
- 제1항에 있어서, 상기 봉지재는 에폭시(Epoxy), 폴리이미드(Polyimide)의 코팅(Coating)용액, 에폭시 타입(Epoxy Type)의 인캡슐레이션 머틸리얼(Encapsu lati on Material)로 된 것을 특징으로 하는 반도체패키지.
- 반도체칩의 원자재로서 각각의 반도체칩에는 전자회로가 접적되어 있고, 이 전자회로의 신호를 외부로 인출하기 위한 본드패드(Bond Pad)가 각각의 반도체칩에 형성되어 있는 웨이퍼(Wafer)를 형성하는 단계와, 상기 웨이퍼와 동일한 크기로 형성되며, 두개의 층(Layer)으로 이루어지고, 그 사이에 도전체의 회로패턴이 형성되며, 상기 반도체칩의 본드패드가 위치되는 영역에는 개방부가 형성되는 비전도성 필름을 형성하는 단계와, 상기 웨이퍼의 각각의 반도체칩에 형성된 본드패드의 영역이 상기 비전도성 필름의 개방부를 통해 외부로 노출되도록 상기 웨이퍼와 상기 비전도성 필름을 접착수단에 의해 서로 부착하는 단계와, 상기 웨이퍼의 각각의 반도체칩에 형성된 본드패드와 비전도성 필름의 회로패턴에 형성된 본드핑거를 와이어로 본딩하는 단계와, 상기 와이어를 외부의 산화 및 부식으로부터 보호하기 위하여 상기 개방부를 봉지재로 덮어 씌우는 단계와, 상기 봉지재를 150℃ 이상의 오븐(Oven) 또는, 퍼니스(Furnace)에서 경화시키는 단계와, 상기 비전도성 필름의 솔더볼 랜드에 솔더볼을 안측시켜 220℃ 이상의 고온을 유지하는 오븐(Oven) 또는 퍼니스(Furnace)에서 상기 솔더볼을 리플로우하여 회로패턴에 솔더볼을 융착시키는 단계와, 상기 단계를 거친 후에, 소잉(Sawing)장비를 이용하여 웨이퍼의 스트리트 라인(Street Line)을 따라 반도체칩을 절단하여 반도체칩의 크기와 동일한 크기의 칩 사이즈 패키지(Chip Size Package)를 형성하는 단계로 이루어지는 것을 특징으로 하는 반도체패키지의 제조방법.
- 제13항에 있어서, 상기 웨이퍼의 각각의 반도체칩에 형성된 본드패드는 각각의 반도체칩의 상면 외측으로 배열되어 있는 것을 특징으로 하는 반도체패키지의 제조방법.
- 제13항에 있어서, 상기 웨이퍼의 각각의 반도체칩에 형성된 본드패드는 각각의 반도체칩의 상면 중앙부로 배열되어 있는 것을 특징으로 하는 반도체패키지의 제조방법.
- 제13항에 있어서, 상기 두개의 층으로 이루어진 비전도성 필름은 하부의 제1 필름 위에 도전체로서 원하는 형태의 회로패턴을 형성한 후, 그 위에 제2 필름을 라미레이션(Lamination)시켜서 형성하는 것을 특징으로 하는 반도체패키지의 제조방법.
- 제16항에 있어서, 상기 제2 필름에는 솔더볼이 회로패턴에 융착될 수 있는 솔더볼 랜드가 오픈되게 형성되고, 상기 반도체칩의 본드패드와 와이어로 연결되는 본드핑거가 오픈되도록 형성되는 것을 특징으로 하는 반도체패키지의 제조방법.
- 제17항에 있어서, 상기 솔더볼랜드는 제2 필름의 상면에 어레이(Array)형태로 배열되고, 상기 본드핑거는 제2 필름의 개방부 외측으로 형성됨을 특징으로 하는 반도체패키지의 제조방법.
- 제16항에 있어서, 상기 회로패턴은 두께가 20㎛ 이하의 도전체로 이루어지는 것을 특징으로 하는 반도체패키지의 제조방법.
- 제13항에 있어서, 상기 접착수단은 에폭시어드히시브(Epoxy Adhesive) 또는 어드히시브 필름(Adhesive Film)을 사용하는 것을 특징으로 하는 반도체패키지의 제조방법.
- 제13항에 있어서, 상기 봉지재는 에폭시(Epoxy) 또는 폴리이미드(Polyimide)의 코팅(Coating)용액을 사용하거나, 또는 에폭시 타입(Epoxy Type)의 인캡슐레이션 머틸리얼(Encapsulation Material)을 이용하여 와이어가 노출되지 않도록 개방부를 덮어 씌우는 것을 특징으로 하는 반도체패키지의 제조방법.
- 제13항에 있어서, 상기 솔더볼을 형성하는 단계는 솔더볼 랜드와 대응하는 관통공이 형성된 스텐슬 스크린 프린터(Stencil Screen Print)를 비전도성 필름 위에 위치시킨 상태에서 솔더 파우더(Sclder Powder)를 블레이드(Blade)로 밀어서 상기 관통공을 통해 솔더볼 랜드로 솔더 파우더가 삽입되도록 한 다음, 220℃ 이상의 고온을 유지하는 오븐(Oven) 또는, 퍼니스(Furnace)에서 리플로우하여 솔더볼랜드를 통해 회로기판과 융착시켜 솔더볼을 형성화하는 것을 특징으로 하는 반도체패키지의 제조방법.
- 제22항에 있어서, 상기 스텐슬 스크린 프린터는 비전도성 필름의 개방부에 봉지재가 채워진 영역이 위치되는 저면에 홈을 형성하여 상기 봉지재를 보호하도록 하는 것을 특징으로 하는 반도체패키지의 제조방법.
- 제13항에 있어서, 상기 솔더볼 랜드에 안착되는 솔더볼은 미리 구형으로 만들어진 솔더볼을 사용하는 것을 특징으로 하는 반도체패키지의 제조방법.
- 제13항에 있어서, 상기 솔더볼 랜드에 솔더볼을 융착할 때 플럭스(Flux)를 도포하여 리플로우시켜 솔더볼을 형성하는 단계 후에 불필요한 플럭스의 잔조물을 제거하기 위하여 클리닝(Clearing)단계를 포함하는 것을 특징으로 하는 반도체패키지의 제조방법.
- 제13항에 있어서, 상기 비전도성 필름에 형성된 회로패턴은 다수의 회로라인을 서로 연결되어 파워 본딩(Power Bonding)이나, 그라운드 본딩(Ground Bonding)으로 사용하는 것을 특징으로 하는 반도체패키지의 제조방법.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960022901A KR100231276B1 (ko) | 1996-06-21 | 1996-06-21 | 반도체패키지의 구조 및 제조방법 |
US08/763,605 US5858815A (en) | 1996-06-21 | 1996-12-11 | Semiconductor package and method for fabricating the same |
JP8353644A JP2860646B2 (ja) | 1996-06-21 | 1996-12-17 | 半導体パッケージ及び製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960022901A KR100231276B1 (ko) | 1996-06-21 | 1996-06-21 | 반도체패키지의 구조 및 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR980006157A true KR980006157A (ko) | 1998-03-30 |
KR100231276B1 KR100231276B1 (ko) | 1999-11-15 |
Family
ID=19462863
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960022901A KR100231276B1 (ko) | 1996-06-21 | 1996-06-21 | 반도체패키지의 구조 및 제조방법 |
Country Status (3)
Country | Link |
---|---|
US (1) | US5858815A (ko) |
JP (1) | JP2860646B2 (ko) |
KR (1) | KR100231276B1 (ko) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100340060B1 (ko) * | 1998-06-02 | 2002-07-18 | 박종섭 | 티에스오피와호환성이있는씨에스피핀배치방법및그에의한핀배치구조 |
KR100424324B1 (ko) * | 2002-03-27 | 2004-03-25 | 주식회사 칩팩코리아 | 티비지에이 반도체 패키지의 제조 방법 |
KR100751732B1 (ko) * | 2005-08-05 | 2007-08-24 | 한국과학기술연구원 | 클래딩 영역별로 다른 크기의 홀을 갖는 포토닉 크리스탈광섬유 |
Families Citing this family (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW335595B (en) * | 1996-09-09 | 1998-07-01 | Philips Electronics Nv | Electric component which can be mounted on the surface of a printed circuit board as well as a method of manufacturiing such components |
JP3695893B2 (ja) * | 1996-12-03 | 2005-09-14 | 沖電気工業株式会社 | 半導体装置とその製造方法および実装方法 |
JP3622435B2 (ja) * | 1997-08-06 | 2005-02-23 | 富士通株式会社 | 半導体装置とその製造方法 |
US6028354A (en) | 1997-10-14 | 2000-02-22 | Amkor Technology, Inc. | Microelectronic device package having a heat sink structure for increasing the thermal conductivity of the package |
JP2000156435A (ja) | 1998-06-22 | 2000-06-06 | Fujitsu Ltd | 半導体装置及びその製造方法 |
KR100294449B1 (ko) * | 1998-07-15 | 2001-07-12 | 윤종용 | 본딩패드하부에형성되는커패시터를구비한반도체집적회로장치 |
US6489183B1 (en) * | 1998-07-17 | 2002-12-03 | Micron Technology, Inc. | Method of manufacturing a taped semiconductor device |
JP3907845B2 (ja) * | 1998-08-18 | 2007-04-18 | 沖電気工業株式会社 | 半導体装置 |
JP3825181B2 (ja) * | 1998-08-20 | 2006-09-20 | 沖電気工業株式会社 | 半導体装置の製造方法及び半導体装置 |
US6479887B1 (en) | 1998-08-31 | 2002-11-12 | Amkor Technology, Inc. | Circuit pattern tape for wafer-scale production of chip size semiconductor packages |
US6428641B1 (en) | 1998-08-31 | 2002-08-06 | Amkor Technology, Inc. | Method for laminating circuit pattern tape on semiconductor wafer |
JP2000138317A (ja) | 1998-10-31 | 2000-05-16 | Anam Semiconductor Inc | 半導体装置及びその製造方法 |
JP2000138262A (ja) | 1998-10-31 | 2000-05-16 | Anam Semiconductor Inc | チップスケ―ル半導体パッケ―ジ及びその製造方法 |
FR2787241B1 (fr) * | 1998-12-14 | 2003-01-31 | Ela Medical Sa | Composant microelectronique cms enrobe, notamment pour un dispositif medical implantable actif, et son procede de fabrication |
JP4234244B2 (ja) * | 1998-12-28 | 2009-03-04 | 富士通マイクロエレクトロニクス株式会社 | ウエハーレベルパッケージ及びウエハーレベルパッケージを用いた半導体装置の製造方法 |
US6043109A (en) * | 1999-02-09 | 2000-03-28 | United Microelectronics Corp. | Method of fabricating wafer-level package |
AU2294100A (en) * | 1999-02-16 | 2000-09-04 | Microelectronic Packaging Dresden Gmbh | Packaging for a semiconductor chip |
WO2000065647A1 (en) | 1999-04-22 | 2000-11-02 | International Rectifier Corporation | Chip scale package |
US6163068A (en) * | 1999-04-22 | 2000-12-19 | Yao; Hsia Kuang | Multi-chip semiconductor encapsulation method and its finished product |
US6181569B1 (en) * | 1999-06-07 | 2001-01-30 | Kishore K. Chakravorty | Low cost chip size package and method of fabricating the same |
US6627864B1 (en) | 1999-11-22 | 2003-09-30 | Amkor Technology, Inc. | Thin image sensor package |
US6322903B1 (en) | 1999-12-06 | 2001-11-27 | Tru-Si Technologies, Inc. | Package of integrated circuits and vertical integration |
US6414396B1 (en) | 2000-01-24 | 2002-07-02 | Amkor Technology, Inc. | Package for stacked integrated circuits |
US6653740B2 (en) | 2000-02-10 | 2003-11-25 | International Rectifier Corporation | Vertical conduction flip-chip device with bump contacts on single surface |
JP2001257307A (ja) * | 2000-03-09 | 2001-09-21 | Sharp Corp | 半導体装置 |
US6571466B1 (en) | 2000-03-27 | 2003-06-03 | Amkor Technology, Inc. | Flip chip image sensor package fabrication method |
WO2001095120A1 (en) * | 2000-06-06 | 2001-12-13 | Vitesse Semiconductor Corporation | Crosspoint switch with switch matrix module |
US6875640B1 (en) * | 2000-06-08 | 2005-04-05 | Micron Technology, Inc. | Stereolithographic methods for forming a protective layer on a semiconductor device substrate and substrates including protective layers so formed |
US7214566B1 (en) | 2000-06-16 | 2007-05-08 | Micron Technology, Inc. | Semiconductor device package and method |
US6406934B1 (en) * | 2000-09-05 | 2002-06-18 | Amkor Technology, Inc. | Wafer level production of chip size semiconductor packages |
US6849916B1 (en) * | 2000-11-15 | 2005-02-01 | Amkor Technology, Inc. | Flip chip on glass sensor package |
US6793759B2 (en) * | 2001-10-09 | 2004-09-21 | Dow Corning Corporation | Method for creating adhesion during fabrication of electronic devices |
US20050051859A1 (en) * | 2001-10-25 | 2005-03-10 | Amkor Technology, Inc. | Look down image sensor package |
KR20030059575A (ko) * | 2002-01-02 | 2003-07-10 | 주식회사 다산 씨.앤드.아이 | 칩 스케일 패키지 |
US7579681B2 (en) * | 2002-06-11 | 2009-08-25 | Micron Technology, Inc. | Super high density module with integrated wafer level packages |
US7466021B2 (en) * | 2003-11-17 | 2008-12-16 | Interconnect Portfolio, Llp | Memory packages having stair step interconnection layers |
US20060175711A1 (en) * | 2005-02-08 | 2006-08-10 | Hannstar Display Corporation | Structure and method for bonding an IC chip |
US7626268B2 (en) * | 2005-10-12 | 2009-12-01 | Infineon Technologies Ag | Support structures for semiconductor devices |
US7768075B2 (en) * | 2006-04-06 | 2010-08-03 | Fairchild Semiconductor Corporation | Semiconductor die packages using thin dies and metal substrates |
KR100888036B1 (ko) * | 2007-07-05 | 2009-03-09 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지의 볼 부착 방법 |
US8168458B2 (en) * | 2008-12-08 | 2012-05-01 | Stats Chippac, Ltd. | Semiconductor device and method of forming bond wires and stud bumps in recessed region of peripheral area around the device for electrical interconnection to other devices |
KR101614856B1 (ko) * | 2009-10-12 | 2016-04-22 | 삼성전자주식회사 | 반도체 칩의 실장 기판, 이를 갖는 반도체 패키지 및 반도체 패키지의 제조 방법 |
US8227334B2 (en) * | 2010-07-26 | 2012-07-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Doping minor elements into metal bumps |
US20160163624A1 (en) * | 2014-12-09 | 2016-06-09 | Powertech Technology Inc. | Package structure |
USD934820S1 (en) * | 2019-10-24 | 2021-11-02 | Nuvoton Technology Corporation Japan | Semiconductor device |
USD938925S1 (en) | 2019-10-24 | 2021-12-21 | Nuvoton Technology Corporation Japan | Semiconductor device |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3868724A (en) * | 1973-11-21 | 1975-02-25 | Fairchild Camera Instr Co | Multi-layer connecting structures for packaging semiconductor devices mounted on a flexible carrier |
KR900007231B1 (ko) * | 1986-09-16 | 1990-10-05 | 가부시키가이샤 도시바 | 반도체집적회로장치 |
US4884122A (en) * | 1988-08-05 | 1989-11-28 | General Electric Company | Method and configuration for testing electronic circuits and integrated circuit chips using a removable overlay layer |
US4967261A (en) * | 1987-07-30 | 1990-10-30 | Mitsubishi Denki Kabushiki Kaisha | Tape carrier for assembling an IC chip on a substrate |
US5148266A (en) * | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies having interposer and flexible lead |
US5148265A (en) * | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies with fan-in leads |
US5258330A (en) * | 1990-09-24 | 1993-11-02 | Tessera, Inc. | Semiconductor chip assemblies with fan-in leads |
WO1994003036A1 (en) * | 1992-07-24 | 1994-02-03 | Tessera, Inc. | Semiconductor connection components and methods with releasable lead support |
US5414298A (en) * | 1993-03-26 | 1995-05-09 | Tessera, Inc. | Semiconductor chip assemblies and components with pressure contact |
US5390844A (en) * | 1993-07-23 | 1995-02-21 | Tessera, Inc. | Semiconductor inner lead bonding tool |
US5398863A (en) * | 1993-07-23 | 1995-03-21 | Tessera, Inc. | Shaped lead structure and method |
US5477611A (en) * | 1993-09-20 | 1995-12-26 | Tessera, Inc. | Method of forming interface between die and chip carrier |
US5455390A (en) * | 1994-02-01 | 1995-10-03 | Tessera, Inc. | Microelectronics unit mounting with multiple lead bonding |
US5518964A (en) * | 1994-07-07 | 1996-05-21 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation and bonding |
US5491302A (en) * | 1994-09-19 | 1996-02-13 | Tessera, Inc. | Microelectronic bonding with lead motion |
-
1996
- 1996-06-21 KR KR1019960022901A patent/KR100231276B1/ko not_active IP Right Cessation
- 1996-12-11 US US08/763,605 patent/US5858815A/en not_active Expired - Lifetime
- 1996-12-17 JP JP8353644A patent/JP2860646B2/ja not_active Expired - Fee Related
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100340060B1 (ko) * | 1998-06-02 | 2002-07-18 | 박종섭 | 티에스오피와호환성이있는씨에스피핀배치방법및그에의한핀배치구조 |
KR100424324B1 (ko) * | 2002-03-27 | 2004-03-25 | 주식회사 칩팩코리아 | 티비지에이 반도체 패키지의 제조 방법 |
KR100751732B1 (ko) * | 2005-08-05 | 2007-08-24 | 한국과학기술연구원 | 클래딩 영역별로 다른 크기의 홀을 갖는 포토닉 크리스탈광섬유 |
Also Published As
Publication number | Publication date |
---|---|
KR100231276B1 (ko) | 1999-11-15 |
JP2860646B2 (ja) | 1999-02-24 |
US5858815A (en) | 1999-01-12 |
JPH1012765A (ja) | 1998-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR980006157A (ko) | 반도체패키지의 구조 및 제조방법 | |
US5367435A (en) | Electronic package structure and method of making same | |
EP1005086B1 (en) | Metal foil having bumps, circuit substrate having the metal foil, and semiconductor device having the circuit substrate | |
KR100237328B1 (ko) | 반도체 패키지의 구조 및 제조방법 | |
KR100459971B1 (ko) | 반도체 장치 및 그 제조 방법, 제조 장치, 회로 기판 및전자기기 | |
KR100537243B1 (ko) | 반도체 장치 및 그 제조방법 | |
JP3108716B2 (ja) | 半導体チップスケール半導体パッケージ及びその製造方法 | |
US6256877B1 (en) | Method for transforming a substrate with edge contacts into a ball grid array | |
KR100470386B1 (ko) | 멀티-칩패키지 | |
KR100541649B1 (ko) | 테이프 배선 기판과 그를 이용한 반도체 칩 패키지 | |
KR20010064907A (ko) | 와이어본딩 방법 및 이를 이용한 반도체패키지 | |
US5977624A (en) | Semiconductor package and assembly for fabricating the same | |
KR100300922B1 (ko) | 반도체장치 | |
US5262674A (en) | Chip carrier for an integrated circuit assembly | |
CN105244327A (zh) | 电子装置模块及其制造方法 | |
JP2002158307A (ja) | 半導体装置及びその製造方法 | |
KR100533761B1 (ko) | 반도체패키지 | |
KR100779346B1 (ko) | 반도체패키지 및 그 제조 방법 | |
JP2841825B2 (ja) | 混成集積回路 | |
KR19980068016A (ko) | 가요성(可撓性) 회로 기판을 이용한 볼 그리드 어레이(Ball Grid Array : BGA) 반도체 패키지 및 그 제조 방법 | |
KR100475338B1 (ko) | 와이어본더를이용한칩스케일패키지및제조방법 | |
JPH0982752A (ja) | 半導体装置 | |
KR20000002808A (ko) | 볼 그리드 어레이 패키지 및 그의 제조방법 | |
KR200161010Y1 (ko) | 반도체 패키지 | |
KR100325459B1 (ko) | 칩사이즈패키지제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
N231 | Notification of change of applicant | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130823 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20140820 Year of fee payment: 16 |
|
LAPS | Lapse due to unpaid annual fee |