KR970053006A - 바이폴라 트랜지스터의 제조방법 - Google Patents

바이폴라 트랜지스터의 제조방법 Download PDF

Info

Publication number
KR970053006A
KR970053006A KR1019950068647A KR19950068647A KR970053006A KR 970053006 A KR970053006 A KR 970053006A KR 1019950068647 A KR1019950068647 A KR 1019950068647A KR 19950068647 A KR19950068647 A KR 19950068647A KR 970053006 A KR970053006 A KR 970053006A
Authority
KR
South Korea
Prior art keywords
layer
conductivity type
material layer
etching
insulating
Prior art date
Application number
KR1019950068647A
Other languages
English (en)
Other versions
KR0164521B1 (ko
Inventor
유승경
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950068647A priority Critical patent/KR0164521B1/ko
Publication of KR970053006A publication Critical patent/KR970053006A/ko
Application granted granted Critical
Publication of KR0164521B1 publication Critical patent/KR0164521B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66234—Bipolar junction transistors [BJT]
    • H01L29/66272—Silicon vertical transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8248—Combination of bipolar and field-effect technology
    • H01L21/8249—Bipolar and MOS technology
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0804—Emitter regions of bipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0821—Collector regions of bipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42304—Base electrodes for bipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73—Bipolar junction transistors
    • H01L29/732—Vertical transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Bipolar Transistors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

신규한 바이폴라 트랜지스터의 제조방법이 개시되어 있다. 반도체기판 상에 매몰절연층 및 실리콘층을 차례로 형성하여 실리콘-온 인슐레이터(SOI) 기판을 준비한 후, 그 위에 산화막, 식각저지층 및 제1물질층을 차례로 형성한다. 제1 물질층을 식각하여 베이스영역을 정의하고 제1 도전형 불순물을 이온주입한다. 노출된 식각저지층 및 산화막을 식각한다. 제1 도전형으로 도핑된 도전물질을 침적하고 이를 에치백하여 제1 도전형 베이스전극을 형성한다. 제1 물질층을 제거한다. 절연물질을 침적하고 이를 식각하여 제1 도전형 베이스전극의 측벽에 절연성 스페이서를 형성한다. 제2 도전형 불순물을 이온주입하여, 제1 도전형 베이스전극에 셀프-얼라인되는 제2 도전형 에미터 및 콜렉터를 형성한다. SOI 기술을 사용하는 CMOS 공정에 쉽게 삽입할 수 있으므로, 고속·저소비 전력·고집적의 BiCMOS 소자를 구현할 수 있다.

Description

바이폴라 트랜지스터의 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 내지 제5도는 본 발명에 의한 SOI 구조의 횡형 NPN 바이폴라 트랜지스터의 제조방법을 설명하기 위한 단면도들.

Claims (6)

  1. 반도체기판 상에 매몰절연층 및 실리콘층을 차례로 형성하여 실리콘-온 인슐레이터(SOI) 기판을 준비하는 단계; 상기 실리콘-온-인슐레이터 기판 상에 산화막, 식각저지층 및 제1 물질층을 차례로 형성하는 단계; 상기 제1 물질층을 식각하여 베이스영역을 정의하고, 상기 베이스영역에 제1 도전형의 불순물을 이온주입하는 단계; 상기 노출된 식각저지층 및 산화막을 식각하는 단계; 상기 결과물 상에 제1 도전형으로 도핑된 도전물질을 침적하고 이를 에치백하여 제1 도전형의 베이스전극을 형성하는 단계; 상기 제1 물질층을 제거하는 단계; 상기 결과물 상에 절연물질을 침적하고 이를 식각하여 상기 제1 도전형의 베이스전극 측벽에 절연성 스페이서를 형성하는 단계; 및 상기 결과물에 제2 도전형의 불순물을 이온주입하여, 상기 제1 도전형의 베이스전극에 셀프-얼라인되는 제2 도전형의 에미터 및 콜렉터를 형성하는 단계를 구비하는 것을 특징으로 하는 바이폴라 트랜지스터의 제조방법.
  2. 제1항에 있어서, 상기 식각저지층을 구성하는 물질로 폴리실리콘을 사용하고 상기 제1 물질층을 구성하는 물질로 저온산화물을 사용하는 것을 특징으로 하는 바이폴라 트랜지스터의 제조방법.
  3. 제1항에 있어서, 상기 노출된 식각저지층 및 산화막을 식각하는 단계 전에, 상기 식각된 제1 물질층의 측벽에 제2 물질층으로 이루어진 측벽스페이서를 형성하는 단계를 더 구비하는 것을 특징으로 하는 바이폴라 트랜지스터의 제조방법.
  4. 제3항에 있어서, 상기 제2 물질층을 구성하는 물질로 실리콘질화물을 사용하는 것을 특징으로 하는 바이폴라 트랜지스터의 제조방법.
  5. 제3항에 있어서, 상기 제2 물질층으로 이루어진 측벽스페이서는 상기 제1 물질층을 제거하는 단계에서 함께 제거하는 것을 특징으로 하는 바이폴라 트랜지스터의 제조방법.
  6. 제1항에 있어서, 상기 절연성 스페이서를 형성하기 위한 식각공정시 상기 식각저지층이 함께 식각되는 것을 특징으로 하는 바이폴라 트랜지스터의 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019950068647A 1995-12-30 1995-12-30 바이폴라 트랜지스터의 제조방법 KR0164521B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950068647A KR0164521B1 (ko) 1995-12-30 1995-12-30 바이폴라 트랜지스터의 제조방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950068647A KR0164521B1 (ko) 1995-12-30 1995-12-30 바이폴라 트랜지스터의 제조방법

Publications (2)

Publication Number Publication Date
KR970053006A true KR970053006A (ko) 1997-07-29
KR0164521B1 KR0164521B1 (ko) 1999-02-01

Family

ID=19448161

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950068647A KR0164521B1 (ko) 1995-12-30 1995-12-30 바이폴라 트랜지스터의 제조방법

Country Status (1)

Country Link
KR (1) KR0164521B1 (ko)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6849871B2 (en) * 2000-10-20 2005-02-01 International Business Machines Corporation Fully-depleted-collector silicon-on-insulator (SOI) bipolar transistor useful alone or in SOI BiCMOS

Also Published As

Publication number Publication date
KR0164521B1 (ko) 1999-02-01

Similar Documents

Publication Publication Date Title
US20090212394A1 (en) Bipolar transistor and method of fabricating the same
JPH0831478B2 (ja) バイポーラ・トランジスタおよびその製造方法
KR970053006A (ko) 바이폴라 트랜지스터의 제조방법
KR960042931A (ko) Soi 구조를 갖는 반도체장치의 제조방법
KR0172509B1 (ko) 수평 구조의 바이폴라 트랜지스터 제조 방법
KR940012575A (ko) 반도체 소자의 트렌치 아이솔레이션 제조 방법
JP3257523B2 (ja) 半導体装置の製造方法
KR0152546B1 (ko) 바이폴라 트랜지스터 및 그의 제조방법
KR0128023B1 (ko) 완전 소자 격리구조를 갖는 측면 쌍극자 트랜지스터장치의 제조방법
KR920007144A (ko) 다결정 실리콘을 사용한 바이폴라 트랜지스터 제조방법
KR0149434B1 (ko) 쌍극자 트랜지스터 및 그 제조방법
KR100332116B1 (ko) 바이폴라트랜지스터제조방법
JP2586386B2 (ja) 半導体装置
KR890005885A (ko) 바이폴라 트랜지스터의 제조방법
KR100388212B1 (ko) 바이폴라접합트랜지스터의제조방법
KR960013942B1 (ko) 자기정렬 쌍극자 트랜지스터의 제조방법
JP3018477B2 (ja) バイポーラ型の半導体装置の製造方法
KR920007211A (ko) 고속 바이폴라 트랜지스터 및 그의 제조방법
KR970052999A (ko) Npn 트랜지스터의 제조방법
JPH0442936A (ja) 半導体装置の製造方法
KR970052567A (ko) 자기정렬 바이폴러 트랜지스터의 제조공정
JPH0766284A (ja) 半導体装置の製造方法
KR950007146A (ko) 바이폴라트랜지스터의 제조방법
KR910005476A (ko) 수평 동작용 npn 트랜지스터의 제조방법
KR980006478A (ko) 자기정렬 바이폴라트랜지스터의 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050802

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee