KR970004875A - 신호 처리 장치 및 방법 - Google Patents

신호 처리 장치 및 방법 Download PDF

Info

Publication number
KR970004875A
KR970004875A KR1019960007834A KR19960007834A KR970004875A KR 970004875 A KR970004875 A KR 970004875A KR 1019960007834 A KR1019960007834 A KR 1019960007834A KR 19960007834 A KR19960007834 A KR 19960007834A KR 970004875 A KR970004875 A KR 970004875A
Authority
KR
South Korea
Prior art keywords
signal
circuit
data
latch
output
Prior art date
Application number
KR1019960007834A
Other languages
English (en)
Inventor
피터 제이. 클레이든 안쏘니
디. 맥팔레인 찰스
제이. 갬맥 리차드
마크 존스 안쏘니
피. 로빈스 윌리엄
바네스 마크
Original Assignee
데니스 피셸
디스커비젼 어소우쉬에이트
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 데니스 피셸, 디스커비젼 어소우쉬에이트 filed Critical 데니스 피셸
Publication of KR970004875A publication Critical patent/KR970004875A/ko

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056Systems characterized by the type of code used
    • H04L1/0057Block codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H03K5/24Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13Linear codes
    • H03M13/15Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13Linear codes
    • H03M13/15Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/2707Simple row-column interleaver, i.e. pure block interleaving
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/276Interleaving address generation
    • H03M13/2764Circuits therefore
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045Arrangements at the receiver end
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056Systems characterized by the type of code used
    • H04L1/0071Use of interleaving
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L25/03012Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H04L25/03038Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a non-recursive structure
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03828Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties
    • H04L25/03866Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties using scrambling
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/06Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
    • H04L25/061Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of dc offset
    • H04L25/062Setting decision thresholds using feedforward techniques only
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/02Amplitude-modulated carrier systems, e.g. using on-off keying; Single sideband or vestigial sideband modulation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/18Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22Demodulator circuits; Receiver circuits
    • H04L27/227Demodulator circuits; Receiver circuits using coherent demodulation
    • H04L27/2271Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses only the demodulated signals
    • H04L27/2273Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses only the demodulated signals associated with quadrature demodulation, e.g. Costas loop
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/32Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/38Demodulator circuits; Receiver circuits
    • H04L27/3809Amplitude regulation arrangements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/41Structure of client; Structure of client peripherals
    • H04N21/426Internal components of the client ; Characteristics thereof
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/14Picture signal circuitry for video frequency region
    • H04N5/21Circuitry for suppressing or minimising disturbance, e.g. moiré or halo
    • H04N5/211Ghost signal cancellation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/4446IF amplifier circuits specially adapted for B&W TV
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/455Demodulation-circuits
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/52Automatic gain control
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0024Carrier regulation at the receiver end
    • H04L2027/0026Correction of carrier offset
    • H04L2027/0032Correction of carrier offset at baseband and passband
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0044Control loops for carrier regulation
    • H04L2027/0053Closed loops
    • H04L2027/0061Closed loops remodulation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0044Control loops for carrier regulation
    • H04L2027/0063Elements of loops
    • H04L2027/0067Phase error detectors
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0044Control loops for carrier regulation
    • H04L2027/0071Control of loops
    • H04L2027/0073Detection of synchronisation state
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0044Control loops for carrier regulation
    • H04L2027/0071Control of loops
    • H04L2027/0079Switching between loops
    • H04L2027/0081Switching between loops between loops of different bandwidths
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0334Processing of samples having at least three levels, e.g. soft decisions

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Mathematical Physics (AREA)
  • Algebra (AREA)
  • General Physics & Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Error Detection And Correction (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

다중 레벨의 잔유 측방을 활용하기 위한 집적화된 디지탈 통신 시스템을 제공한다. 통신 시스템은 제한된 대역폭 채널로부터 다중 레벨 펄스 진폭 변조된 디지탈 신호를 수신한다. 이 시스템은 디지탈 데이타를 복구하기 전에 입력 신호를 변조하고 샘플하고 필터하는 처리 단계를 포함한다. 다른 단계는 타이밍을 복구하고, 전송된 신호의 주파수와 위상을 잠그고, 자동 이득 제어를 제공한다. 적응 등화기, 에러 교정 회로 출력 인터페이스가 디지탈 데이타를 복구하고, 다른 장치에 전송하기 위하여 제공된다.

Description

신호 처리 장치 및 방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에서 구현된 통신 시스템의 블럭도이다.

Claims (13)

  1. 미리 전송하는 특성을 가진 변조 신호로서 채널을 통하여 전송된 데이타 패킷을 수신하기 위한 신호 처리 장치에 있어서, 샘플링 구간에서 입력 신호를 샘플하고, ADC 출력을 가지는 아날로그 디지탈 변환기, 상기 샘플링 구간의 주파수와 위상을 조절하기 위하여 상기 ADC 출력에 연결된 타이밍 복구 회로, 상기 입력 신호의 주파수와 위상을 조절하기 위하여 상기 ADC 출력에 연결된 캐리어 복구 외로, 상기 입력 신호를 미리 전송하는 특성에 상기 ADC 출력의 특성을 매치하기 위한 필터, 상기 필터에 연결된 적응 등화기, 상기 적응 등화기에 연결된 에러 교정회로, 상기 에러 교정 회로에 연결된 출력 인터페이스, 상기 타이밍 복구 회로, 상기 캐리어 복구 회로 상기 등화기 상기 에러 교정 회로와 상기 출력 인터페이스가 반도체 집적회로로 구성된 것을 특징으로 하는 신호 처리 장치.
  2. 제1항에 따른 장치에 있어서, 상기 변조 신호가 잔유 측방 변조에 의해 변조되고, 상기 채널에 연결되고 상기 변조 신호 파형을 입력받는 증폭기 상기 증폭기에 연결되고 복조 신호를 생성하는 복조기로 구성된 것을 특징으로 하는 신호 처리 장치.
  3. 제1항과 제2항에 따른 장치에 있어, 다수의 상기 데이타 패킷이 프레임내에 그룹되고, 각 상기 프레임이 프레임 헤더와 상기 프레임 헤더내의 훈련 스퀸스를 구성하는 것을 특징으로 하는 신호 장치.
  4. 제1항에 있어서 제3항에 따른 장치에 있어서, 상기 등화기가 제1응답 필터, 상기 제1응답 필터의 계수를 조절하고, 상기 제1응답 필터의 출력과 상기 훈련 시퀸스간의 차이로부터 유도된 에러 신호에 응답하기 위한 회로로 구성된 것을 특징으로 하는 신호 장치.
  5. 제1항에서 제4항에 따른 장치에 있어서, 상기 계수를 조절하기 위한 상기 회로가 최소 평균 자승 알고리즘을 실행하기 위한 수단으로 구성된 것을 특징으로 하는 신호 처리 장치.
  6. 제1항에서 제5항에 따른 장치에 있어서, 상기 등화기가 다음 공식에 따라 상기 변조 신호를 나타내는 위상 요소와 직교 요소를 생성하기 위한 위상 트랙킹 회로,
    여기에서, data는 출력이고, Φ는 위상 에러이고, a(t)는 전송 데이타이고,는 a(t)의 직교 요소이고; 다음 공식에 따른 상기 위상 트랙킹 회로 출력.
    여기에서 θ는 상기 변조 신호 군집의 회전 각도이고, 상기 위상 트랙킹 회로가 제2응답 필터, 상기 최소 평균 자승 알고리즘에 따라 상기 각도 θ를 추정하기 위한 상기 제2응답 필터를 포함하는 회로수단으로 구성된 것을 특징으로 하는 신호 처리 장치.
  7. 제1항에서 제6항에 따른 장치에 있어서. 상기 패킷의 블럭이 삽입 깊이에 삽입되고, 상기 집적 회로에 결합된 재삽입 회로를 구성하는 장치에 있어서, 상기 삽입 패킷을 기억하고, 삽입 데이타의 블럭을 초과하지 않는 용량을 가지고, 다수의 행과 다수의 열을 가지고, 상기 열이 다수의 그룹으로 정의된 랜덤 엑세스 메모리. 상기 랜덤 엑세스 메모리의 주소의 시퀸스를 나타내는 주소 신호를 생성하고, 연속적인 주소가 스트라이브에 의해 차이가 나는 제1회로, 상기 주소 신호에 의해 결정된 상기 랜덤 엑세스 메모리의 주소에서 각각 상기 랜덤 엑세스 메모리에 그리고 메모리로부터 데이타를 연속적으로 기록하고 판독하기 위한 제2회로. 상기 삽입 깊이에 의해 상기 스트라이브가 증가하고, 상기 스트라이브가 삽입 데이타 블럭의 재삽입시에 증가 되는 제3회로로 구성된 것을 특징으로 하는 신호 처리 장치.
  8. 제1항에서 제7항에 따른 장치에 있어서, 상기 아날로그 디지탈 변화기가 상기 집적 회로내에 집적된 신호처리 장치.
  9. 제1항에서 제8항에 따른 장치에 있어서, 상기 아날로그 디지탈 변환기가 제1 및 제2유닛을 가지는 비교기를 구성하는 장치에 있어서, 각각이 상기 유닛이 제1 및 제2노드에 연결된 캐패시터,입력 전압과 참조 전압중에서 선택된 하나에 상기 제1노드를 연결하기 위한 제1스위치 수단, 상기 제2노드에 연결되고, 출력을 가지고, 상기 변환기가 상기 제2노드와 상기 출력간의 소신호 이득을 가지는 변환기,상기 제1 및 제2유닛 중에서 하나의 상기 변환기의 상기 출력을 상기 제1 및 제2유닛중에서 다른 상기 제1노드에 연결하기 위한 제2스위치 수단. 상기 제1유닛의 상기 제2스위치 수단과 상기 제2유닛의 상기 제2스위치 수단이 패쇄되고, 상기 변환기의상기 출력이 상기 입력 전압과 상기 참조 전압의 비교를 나타내는 경우에 상기 제1및 제2유닛이 양수 궤환 루프에 교차 연결된 것을 특징으로 하는 신호 처리 장치.
  10. 제1항에서 제9항에 따른 장치에 있어서, 상기 필터가 상기 입력 신호를 복소 베이스밴드 표현으로 하향 변환하고, 상기 입력 신호에서 나이키스트 동작을 수행하기 위한 필터로 구성된 것을 특징으로 하는 신호 처리 장치.
  11. 제1항에서 제11항에 따른 장치에 있어서, Berlekamp 알고리즘을 수행하기 위한 회로를 포함한 Reed-Solomon 디코우더로 구성된 상기 에러 교정 회로에 있어서, 위치 지정 다항식(x)의 일부분을 저장하기 위한 제1레지스터, D 다항식의 일부분을 저장하기 위한 제2레지스터 상기 Berlekamp 알고리즘의 연속적인 반복에서 상기 제1레지스터와 상기 제2레지스터 중에서 하나를 선택하기 위한 제1스위치 수단으로 구성된 것을 특징으로 하는 신호 처리 장치.
  12. 제1항에서 제11항에 따른 장치에 있어서, Berlekamp 알고리즘을 수행하기 위한 상기 회로에 있어서, 평가 다항식 Ω(x)의 일부분을 저장하기 위한 제3레지스터, A 다항식의 일부분을 저장하기 위한 제4레지스터, 상기 Berlekamp 알고리즘의 연속적인 반복에서 상기 제3레지스터와 상기 제4레지스터 중에서 하나를 선택하기 위한 제2스위치 수단으로 구성된 것을 특징으로 하는 신호 처리 장치.
  13. 제1항에서 제12항에 따른 장치에 있어서, 제1클럭 신호에 의해 제공된 제1클럭 비율에서 동작하는 데이타 소스로부터 제2클럭 신호에 의해 제공된 제2클럭 비율에서 동작하는 데이타 싱크에 데이타를 전송하기 위한 회로로 구성된 상기 출력 인터페이스에 있어서, 상기 제1클럭 비율에서 동작하는 제1래치, 상기 제2클럭 비율에서 동작하고, 상기 제1래치로부터 데이타를 수신하는 제2래치, 상기 제1클럭 비율에서 동작하고, 데이타 유효 신호를 생성하는 제1신호 발생기, 상기 제2클럭 비율에서 동작하고, 상기 제2클럭 신호에 응답하녀 상기 제1신호 발생기로부터 상기 데이타 유효 신호를 수신하는 적어도 하나의 제3래치, 상기 제2클럭 비율에서 동작하고, 상기 제3래치로부터 상기 데이타 유효 신호의 수신에 응답하여 상기 제2래치에 로드 데이타 신호를 활성화가는 제2신호 발생기, 상기 로드 데이타 신호가 활성화될 경우에, 상기 제2클럭 신호의 상기 제2래치의 수신에 응답하여 상기 제1래치로부터 상기 제2래치에 데이타를 전송하는 것을 특징으로 하는 출력 인터페이스.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019960007834A 1995-06-07 1996-03-22 신호 처리 장치 및 방법 KR970004875A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB9511568.9 1995-06-07
GBGB9511568.9A GB9511568D0 (en) 1995-06-07 1995-06-07 Signal processing apparatus and method

Publications (1)

Publication Number Publication Date
KR970004875A true KR970004875A (ko) 1997-01-29

Family

ID=10775695

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960007834A KR970004875A (ko) 1995-06-07 1996-03-22 신호 처리 장치 및 방법

Country Status (8)

Country Link
US (5) US5692020A (ko)
EP (6) EP0874466A2 (ko)
JP (3) JPH098853A (ko)
KR (1) KR970004875A (ko)
CN (1) CN1138795A (ko)
CA (1) CA2170469A1 (ko)
GB (1) GB9511568D0 (ko)
SG (1) SG84483A1 (ko)

Families Citing this family (158)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2865026B2 (ja) * 1995-06-30 1999-03-08 日本電気株式会社 比較器
KR0175371B1 (ko) * 1995-08-28 1999-03-20 김광호 전송 스트림의 동기 바이트 검출 회로
US5802461A (en) * 1996-09-16 1998-09-01 Texas Instruments Incorporated Apparatus and method for timing recovery in vestigial sibeband modulation
US5917869A (en) * 1996-09-30 1999-06-29 Lucent Technologies Inc. Apparatus and method for timing/carrier recovery in bandwidth-efficient communications systems
US6047352A (en) * 1996-10-29 2000-04-04 Micron Technology, Inc. Memory system, method and predecoding circuit operable in different modes for selectively accessing multiple blocks of memory cells for simultaneous writing or erasure
GB9622539D0 (en) * 1996-10-30 1997-01-08 Discovision Ass Galois field multiplier for reed-solomon decoder
US6301357B1 (en) * 1996-12-31 2001-10-09 Ericsson Inc. AC-center clipper for noise and echo suppression in a communications system
EP0958709A2 (en) * 1997-02-04 1999-11-24 GTE Government Systems Corporation Method and apparatus for transmitting atm over deployable line-of-sight channels
JP3439322B2 (ja) * 1997-06-17 2003-08-25 Necエレクトロニクス株式会社 差動入力チョッパ型電圧比較回路
US5991336A (en) * 1997-07-25 1999-11-23 Globespan Technologies, Inc. System and method for optimizing high speed data transmission
US6061826A (en) * 1997-07-29 2000-05-09 Philips Electronics North America Corp. Hardware-optimized reed-solomon decoder for large data blocks
US6055269A (en) * 1997-10-06 2000-04-25 Sun Microsystems, Inc. Adaptive equalization technique using twice sampled non-return to zero data
US6480534B1 (en) 1997-10-08 2002-11-12 Texas Instruments Incorporated Apparatus and method for a reduced component equalizer circuit
US5929662A (en) * 1997-11-04 1999-07-27 Motorola, Inc. Analog comparator and method
US20040160906A1 (en) 2002-06-21 2004-08-19 Aware, Inc. Multicarrier transmission system with low power sleep mode and rapid-on capability
US6133965A (en) * 1998-02-12 2000-10-17 Zenith Electronics Corporation Digital AGC control for high definition television tuner
EP1239676B1 (en) * 1998-05-01 2004-10-13 Texas Instruments Inc. Method and apparatus for capacity increase and enhanced communication performance in CATV networks
US6647069B1 (en) * 1998-05-01 2003-11-11 Texas Instruments Incorporated Method and apparatus for capacity increase and enhanced communications performance in CATV networks
EP1078450A4 (en) * 1998-05-04 2002-11-20 Texas Instruments Inc METHOD AND DEVICE FOR CLOCK RECOVERY FOR REMAINING SIDE TAPE MODULATED SIGNALS
US6680971B1 (en) 1998-05-18 2004-01-20 Sarnoff Corporation Passband equalizer for a vestigial sideband signal receiver
EP0963085A1 (de) * 1998-06-04 1999-12-08 Siemens Aktiengesellschaft Verfahren zur adaptiven Filtereinstellung in einem QAM/CAP-System
JP2007166678A (ja) * 1998-06-30 2007-06-28 Toshiba Corp 光アナログ伝送装置
US6046612A (en) * 1998-07-27 2000-04-04 National Semiconductor Corporation Self-resetting comparator circuit and method
US6694128B1 (en) 1998-08-18 2004-02-17 Parkervision, Inc. Frequency synthesizer using universal frequency translation technology
US6061551A (en) 1998-10-21 2000-05-09 Parkervision, Inc. Method and system for down-converting electromagnetic signals
US6091940A (en) 1998-10-21 2000-07-18 Parkervision, Inc. Method and system for frequency up-conversion
US7515896B1 (en) 1998-10-21 2009-04-07 Parkervision, Inc. Method and system for down-converting an electromagnetic signal, and transforms for same, and aperture relationships
EP1119910B1 (en) * 1998-10-13 2004-01-14 STMicroelectronics Pte Ltd. Area efficient realization of coefficient architecture for bit-serial fir, iir filters and combinational/sequential logic structure with zero latency clock output
US6061555A (en) 1998-10-21 2000-05-09 Parkervision, Inc. Method and system for ensuring reception of a communications signal
US6370371B1 (en) 1998-10-21 2002-04-09 Parkervision, Inc. Applications of universal frequency translation
US6542722B1 (en) 1998-10-21 2003-04-01 Parkervision, Inc. Method and system for frequency up-conversion with variety of transmitter configurations
US7236754B2 (en) 1999-08-23 2007-06-26 Parkervision, Inc. Method and system for frequency up-conversion
US6813485B2 (en) 1998-10-21 2004-11-02 Parkervision, Inc. Method and system for down-converting and up-converting an electromagnetic signal, and transforms for same
US7039372B1 (en) 1998-10-21 2006-05-02 Parkervision, Inc. Method and system for frequency up-conversion with modulation embodiments
US6560301B1 (en) 1998-10-21 2003-05-06 Parkervision, Inc. Integrated frequency translation and selectivity with a variety of filter embodiments
US6049706A (en) 1998-10-21 2000-04-11 Parkervision, Inc. Integrated frequency translation and selectivity
US6147522A (en) * 1998-12-31 2000-11-14 Cirrus Logic, Inc. Reference voltage circuitry for use in switched-capacitor applications
US6704549B1 (en) 1999-03-03 2004-03-09 Parkvision, Inc. Multi-mode, multi-band communication system
US6704558B1 (en) 1999-01-22 2004-03-09 Parkervision, Inc. Image-reject down-converter and embodiments thereof, such as the family radio service
US6853690B1 (en) 1999-04-16 2005-02-08 Parkervision, Inc. Method, system and apparatus for balanced frequency up-conversion of a baseband signal and 4-phase receiver and transceiver embodiments
US6879817B1 (en) 1999-04-16 2005-04-12 Parkervision, Inc. DC offset, re-radiation, and I/Q solutions using universal frequency translation technology
US7065162B1 (en) 1999-04-16 2006-06-20 Parkervision, Inc. Method and system for down-converting an electromagnetic signal, and transforms for same
US7693230B2 (en) 1999-04-16 2010-04-06 Parkervision, Inc. Apparatus and method of differential IQ frequency up-conversion
US7110444B1 (en) 1999-08-04 2006-09-19 Parkervision, Inc. Wireless local area network (WLAN) using universal frequency translation technology including multi-phase embodiments and circuit implementations
US6389562B1 (en) * 1999-06-29 2002-05-14 Sony Corporation Source code shuffling to provide for robust error recovery
US6275554B1 (en) 1999-07-09 2001-08-14 Thomson Licensing S.A. Digital symbol timing recovery network
US8295406B1 (en) 1999-08-04 2012-10-23 Parkervision, Inc. Universal platform module for a plurality of communication protocols
US6807648B1 (en) 1999-09-13 2004-10-19 Verizon Laboratories Inc. Variable-strength error correction in ad-hoc networks
US6961369B1 (en) 1999-11-09 2005-11-01 Aware, Inc. System and method for scrambling the phase of the carriers in a multicarrier communications system
US6433711B1 (en) * 1999-12-14 2002-08-13 Texas Instruments Incorporated System and method for offset error compensation in comparators
JP2003520504A (ja) 2000-01-07 2003-07-02 アウェア, インコーポレイテッド 診断送信モードおよび診断通信を構築するためのシステムおよびその方法
US6944217B1 (en) * 2000-02-01 2005-09-13 International Business Machines Corporation Interleaved finite impulse response filter
US6414615B1 (en) * 2000-03-22 2002-07-02 Raytheon Company Excess delay compensation in a delta sigma modulator analog-to-digital converter
US7010286B2 (en) 2000-04-14 2006-03-07 Parkervision, Inc. Apparatus, system, and method for down-converting and up-converting electromagnetic signals
US6996133B2 (en) 2000-04-18 2006-02-07 Zenith Electronics Corporation Digital communication system for transmitting and receiving robustly encoded data
US6532391B1 (en) * 2000-04-20 2003-03-11 Advanced Micro Devices, Inc. Automatic gain control device and method for base band signaling in communications
US6857002B1 (en) * 2000-07-05 2005-02-15 Cirrus Logic, Inc. Integrated circuit with a mode control selecting settled and unsettled output from a filter
US20020015401A1 (en) * 2000-08-03 2002-02-07 Ravi Subramanian Flexible TDMA system architecture
EP1312164B1 (en) * 2000-08-25 2008-05-28 STMicroelectronics Asia Pacific Pte Ltd Method for efficient and zero latency filtering in a long impulse response system
AU7938201A (en) * 2000-11-01 2002-05-02 Nec Australia Pty Ltd Automatic gain control circuit and method for direct sequence spread spectrum receiver
US7072392B2 (en) * 2000-11-13 2006-07-04 Micronas Semiconductors, Inc. Equalizer for time domain signal processing
US7454453B2 (en) 2000-11-14 2008-11-18 Parkervision, Inc. Methods, systems, and computer program products for parallel correlation and applications thereof
US6970529B2 (en) * 2001-01-16 2005-11-29 International Business Machines Corporation Unified digital architecture
US7187698B2 (en) 2001-03-13 2007-03-06 Zenith Electronics Corporation Robust digital communication system
US7385949B1 (en) 2001-06-05 2008-06-10 Broadcom Corporation System and method for de-interleaving data in a wireless receiver
US6829297B2 (en) * 2001-06-06 2004-12-07 Micronas Semiconductors, Inc. Adaptive equalizer having a variable step size influenced by output from a trellis decoder
US7190744B2 (en) * 2001-06-07 2007-03-13 Micronas Semiconductors, Inc. Error generation for adaptive equalizer
US6603412B2 (en) * 2001-06-08 2003-08-05 Texas Instruments Incorporated Interleaved coder and method
US7418034B2 (en) * 2001-06-19 2008-08-26 Micronas Semiconductors. Inc. Combined trellis decoder and decision feedback equalizer
US7173550B1 (en) * 2001-07-13 2007-02-06 Cirrus Logic, Inc. Circuits, systems and methods for volume control in low noise 1-bit digital audio systems
AU2002326621A1 (en) * 2001-08-10 2003-02-24 Shakti Systems, Inc. Hybrid comparator and method
DE10141597B4 (de) * 2001-08-24 2017-11-09 Lantiq Deutschland Gmbh Verfahren zum Rekonstruieren von über eine Übertragungsstrecke übertragenen Daten in einem Empfänger und entsprechende Vorrichtung
EP2506508B1 (en) 2001-10-05 2018-05-02 TQ Delta, LLC Systems and methods for multi-pair atm over dsl
US7072427B2 (en) 2001-11-09 2006-07-04 Parkervision, Inc. Method and apparatus for reducing DC offsets in a communication system
KR100399970B1 (ko) * 2001-12-18 2003-09-29 주식회사 하이닉스반도체 램프신호 생성장치
US7272203B2 (en) * 2002-04-05 2007-09-18 Micronas Semiconductors, Inc. Data-directed frequency-and-phase lock loop for decoding an offset-QAM modulated signal having a pilot
US7376181B2 (en) * 2002-04-05 2008-05-20 Micronas Semiconductors, Inc. Transposed structure for a decision feedback equalizer combined with a trellis decoder
US6995617B2 (en) * 2002-04-05 2006-02-07 Micronas Semiconductors, Inc. Data-directed frequency-and-phase lock loop
US7321642B2 (en) * 2002-04-05 2008-01-22 Micronas Semiconductors, Inc. Synchronization symbol re-insertion for a decision feedback equalizer combined with a trellis decoder
MXPA04009858A (es) * 2002-04-12 2005-02-14 Thomson Licensing Sa Circuito de control.
DE10219364A1 (de) * 2002-04-30 2003-11-20 Advanced Micro Devices Inc Digitale automatische Verstärkungssteuerung für Sende/Empfangselemente
US7460584B2 (en) 2002-07-18 2008-12-02 Parkervision, Inc. Networking methods and systems
US7379883B2 (en) 2002-07-18 2008-05-27 Parkervision, Inc. Networking methods and systems
US8421804B2 (en) * 2005-02-16 2013-04-16 At&T Intellectual Property Ii, L.P. System and method of streaming 3-D wireframe animations
EP1639774B1 (en) * 2003-06-18 2009-06-03 Panasonic Corporation Method and apparatus for receiving digital multicarrier signals using a wavelet transform
EP1990644A3 (en) * 2003-09-09 2009-09-30 Advantest Corporation Calibration apparatus, testing apparatus, and calibration method
US20050120240A1 (en) * 2003-12-01 2005-06-02 Gary Kiwimagi Secure authenticated network connections
US20050120223A1 (en) * 2003-12-01 2005-06-02 Gary Kiwimagi Secure authenticated network connections
US20050120204A1 (en) * 2003-12-01 2005-06-02 Gary Kiwimagi Secure network connection
US6864812B1 (en) * 2004-02-05 2005-03-08 Broadcom Corporation Hardware efficient implementation of finite impulse response filters with limited range input signals
US20080232444A1 (en) 2004-03-03 2008-09-25 Aware, Inc. Impulse Noise Management
US7236901B2 (en) * 2004-05-14 2007-06-26 Bae Systems Information And Electronic Systems Integration Inc. Digital broadband frequency measurement
WO2005125192A1 (en) * 2004-06-14 2005-12-29 Thomson Licensing System and method for changing television channels in a video signal processor
DE102004043461B4 (de) * 2004-09-08 2008-04-10 Infineon Technologies Ag Signalaufbereitungsanordnung und Verfahren zum Aufbereiten eines Signals
KR100640338B1 (ko) * 2004-09-20 2006-10-30 삼성전자주식회사 채널 전환 시 화면의 끊어짐이 없는 디지털 멀티미디어방송 수신 방법과 장치
KR20100035665A (ko) 2004-09-25 2010-04-05 어웨어, 인크. Crc 카운터 정규화
JP4889646B2 (ja) 2004-10-12 2012-03-07 アウェア, インコーポレイテッド 電気通信環境における資源の共有
DK1800427T3 (da) 2004-10-15 2012-08-13 Aware Inc DMT-symbolgentagelse ved tilstedeværelse af impulsstøj
US7675872B2 (en) * 2004-11-30 2010-03-09 Broadcom Corporation System, method, and apparatus for displaying pictures
US7697600B2 (en) * 2005-07-14 2010-04-13 Altera Corporation Programmable receiver equalization circuitry and methods
TW200710660A (en) * 2005-09-09 2007-03-16 Via Tech Inc Detection and recovery circuit of disk array and its method
CN101310439B (zh) 2005-11-16 2012-10-31 汤姆逊许可证公司 用于电子装置的均衡器接口
KR20140036046A (ko) 2006-04-12 2014-03-24 티큐 델타, 엘엘씨 패킷 재전송 및 메모리 공유
JP4453697B2 (ja) * 2006-12-15 2010-04-21 ソニー株式会社 演算処理装置、および演算処理制御方法、並びにコンピュータ・プログラム
TW200837697A (en) * 2007-03-07 2008-09-16 Tpo Displays Corp Comparator and image display system
JP2009017153A (ja) * 2007-07-04 2009-01-22 Oki Electric Ind Co Ltd カウント値の転送方法と転送回路
GB2452309A (en) * 2007-08-31 2009-03-04 Agilent Technologies Inc Circuit for sample rate conversion
US8115414B2 (en) * 2008-03-12 2012-02-14 Freescale Semiconductor, Inc. LED driver with segmented dynamic headroom control
US8106604B2 (en) * 2008-03-12 2012-01-31 Freescale Semiconductor, Inc. LED driver with dynamic power management
US8035314B2 (en) * 2008-06-23 2011-10-11 Freescale Semiconductor, Inc. Method and device for LED channel managment in LED driver
US8279144B2 (en) * 2008-07-31 2012-10-02 Freescale Semiconductor, Inc. LED driver with frame-based dynamic power management
US7986265B2 (en) 2008-08-29 2011-07-26 Interstate Electronics Corporation Systems and methods for determining a rotational position of an object
US8035315B2 (en) * 2008-12-22 2011-10-11 Freescale Semiconductor, Inc. LED driver with feedback calibration
US8049439B2 (en) * 2009-01-30 2011-11-01 Freescale Semiconductor, Inc. LED driver with dynamic headroom control
US8493003B2 (en) * 2009-02-09 2013-07-23 Freescale Semiconductor, Inc. Serial cascade of minimium tail voltages of subsets of LED strings for dynamic power control in LED displays
US8179051B2 (en) * 2009-02-09 2012-05-15 Freescale Semiconductor, Inc. Serial configuration for dynamic power control in LED displays
US8498349B2 (en) * 2009-03-11 2013-07-30 Texas Instruments Incorporated Demodulation and decoding for frequency modulation (FM) receivers with radio data system (RDS) or radio broadcast data system (RBDS)
KR101004656B1 (ko) 2009-03-17 2011-01-03 (주)오토시스 이중 a/d 변환기를 갖는 실시간 지진 신호 측정 장치 및 그 측정 방법
US8040079B2 (en) * 2009-04-15 2011-10-18 Freescale Semiconductor, Inc. Peak detection with digital conversion
CN101567703B (zh) * 2009-05-22 2012-10-10 清华大学 全数字超宽带发射机
US8305007B2 (en) * 2009-07-17 2012-11-06 Freescale Semiconductor, Inc. Analog-to-digital converter with non-uniform accuracy
US7969340B2 (en) * 2009-07-22 2011-06-28 Mediatek Inc. Noise-shaped segmented digital-to-analog converter
US8208213B2 (en) * 2010-06-02 2012-06-26 Lsi Corporation Systems and methods for hybrid algorithm gain adaptation
US8967083B2 (en) * 2011-10-10 2015-03-03 Michael Hoey System and method of sub clinical detecting mastitis
JP5549692B2 (ja) * 2012-02-10 2014-07-16 株式会社デンソー 論理信号絶縁伝送回路
US9043378B2 (en) * 2012-10-01 2015-05-26 Freescale Semiconductor, Inc. Multiply and accumulate feedback
US9941813B2 (en) 2013-03-14 2018-04-10 Solaredge Technologies Ltd. High frequency multi-level inverter
US9318974B2 (en) 2014-03-26 2016-04-19 Solaredge Technologies Ltd. Multi-level inverter with flying capacitor topology
US9651646B2 (en) * 2014-06-24 2017-05-16 Tektronix, Inc. Phase noise correction system for discrete time signal processing
US9497055B2 (en) * 2015-02-27 2016-11-15 Innophase Inc. Method and apparatus for polar receiver with digital demodulation
FR3034593A1 (ko) * 2015-04-02 2016-10-07 Commissariat Energie Atomique
US9983315B1 (en) 2015-05-29 2018-05-29 Interstate Electronics Corporation Satellite navigation receiver for a rapidly rotating object with improved resistance to jamming
US9954553B1 (en) 2015-06-05 2018-04-24 Altera Corporation Circuitry and methods for continuous parallel decoder operation
EP3145143B1 (en) * 2015-09-15 2019-03-20 Nxp B.V. Differential detector
US10158509B2 (en) 2015-09-23 2018-12-18 Innophase Inc. Method and apparatus for polar receiver with phase-amplitude alignment
CN106656876B (zh) * 2015-10-28 2019-07-09 北京华大九天软件有限公司 一种应用于serdes接收端的连续时间线性自适应均衡器电路
US9673828B1 (en) 2015-12-02 2017-06-06 Innophase, Inc. Wideband polar receiver architecture and signal processing methods
US9673829B1 (en) 2015-12-02 2017-06-06 Innophase, Inc. Wideband polar receiver architecture and signal processing methods
US10135459B2 (en) 2016-10-25 2018-11-20 Analog Devices, Inc. ADC with capacitive difference circuit and digital sigma-delta feedback
US10298252B2 (en) 2016-11-13 2019-05-21 Analog Devices, Inc. Dynamic anti-alias filter for analog-to-digital converter front end
US10327659B2 (en) 2016-11-13 2019-06-25 Analog Devices, Inc. Quantization noise cancellation in a feedback loop
CN107071991A (zh) * 2016-12-13 2017-08-18 广州市浩洋电子股份有限公司 一种基于可见光通信的舞台灯控制系统及控制方法
US10122397B2 (en) 2017-03-28 2018-11-06 Innophase, Inc. Polar receiver system and method for Bluetooth communications
US10503122B2 (en) 2017-04-14 2019-12-10 Innophase, Inc. Time to digital converter with increased range and sensitivity
US10108148B1 (en) 2017-04-14 2018-10-23 Innophase Inc. Time to digital converter with increased range and sensitivity
CN107277669A (zh) * 2017-07-31 2017-10-20 歌尔科技有限公司 耳机的数字降噪滤波器生成方法及装置
JP7002146B2 (ja) * 2017-10-23 2022-01-20 ウルトラメモリ株式会社 信号伝送回路及びチップモジュール
US10355709B1 (en) * 2018-08-24 2019-07-16 Analog Devices, Inc. Multiplexed sigma-delta analog-to-digital converter
US10622959B2 (en) 2018-09-07 2020-04-14 Innophase Inc. Multi-stage LNA with reduced mutual coupling
US11095296B2 (en) 2018-09-07 2021-08-17 Innophase, Inc. Phase modulator having fractional sample interval timing skew for frequency control input
US10840921B2 (en) 2018-09-07 2020-11-17 Innophase Inc. Frequency control word linearization for an oscillator
US10355706B1 (en) * 2018-11-28 2019-07-16 Guzik Technical Enterprises Equalization of sub-DAC frequency response misalignments in time-interleaved high-speed digital to analog converters
WO2020146408A1 (en) 2019-01-07 2020-07-16 Innophase, Inc. Using a multi-tone signal to tune a multi-stage low-noise amplifier
US10728851B1 (en) 2019-01-07 2020-07-28 Innophase Inc. System and method for low-power wireless beacon monitor
JP7356866B2 (ja) * 2019-10-31 2023-10-05 ローム株式会社 電圧コンパレータ
CN114116195B (zh) * 2021-10-11 2024-05-14 北京遥测技术研究所 一种基于mpi和多线程的qpsk解相位模糊器
US20240007123A1 (en) * 2022-06-29 2024-01-04 Rohde & Schwarz Gmbh & Co. Kg Multipath d/a converter
US20240072815A1 (en) * 2022-08-30 2024-02-29 Apple Inc. Digital-to-analog converter with localized frequency multiplication circuits

Family Cites Families (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0576749B1 (en) * 1992-06-30 1999-06-02 Discovision Associates Data pipeline system
US4074199A (en) * 1974-09-16 1978-02-14 U.S. Philips Corporation Vestigial-sideband transmission system for synchronous data signals
GB1532275A (en) * 1976-01-28 1978-11-15 Nat Res Dev Apparatus for controlling raster-scan displays
EP0101571B1 (en) * 1982-07-30 1987-01-28 Kabushiki Kaisha Toshiba Differential voltage amplifier
US4553129A (en) * 1983-08-05 1985-11-12 Gte Communication Systems Corporation Data transmission by subrate grouping
US4967375A (en) * 1986-03-17 1990-10-30 Star Technologies, Inc. Fast architecture for graphics processor
US4910417A (en) * 1986-09-19 1990-03-20 Actel Corporation Universal logic module comprising multiplexers
JP2565195B2 (ja) * 1986-09-22 1996-12-18 ソニー株式会社 チヨツパ型コンパレ−タ
US4866637A (en) * 1987-10-30 1989-09-12 International Business Machines Corporation Pipelined lighting model processing system for a graphics workstation's shading function
JPH0624399B2 (ja) * 1988-03-22 1994-03-30 富士通株式会社 受信信号処理方式
US5020020A (en) * 1989-04-07 1991-05-28 Digital Equipment Corporation Computer interconnect system with transmit-abort function
JPH03179920A (ja) * 1989-12-08 1991-08-05 Mitsubishi Electric Corp サンプルホールド回路装置
US5311309A (en) * 1990-06-01 1994-05-10 Thomson Consumer Electronics, Inc. Luminance processing system for compressing and expanding video data
US5087975A (en) * 1990-11-09 1992-02-11 Zenith Electronics Corporation VSB HDTV transmission system with reduced NTSC co-channel interference
GB2250615B (en) * 1990-11-21 1995-06-14 Apple Computer Apparatus for performing direct memory access with stride
JP3031486B2 (ja) * 1990-11-30 2000-04-10 日本テキサス・インスツルメンツ株式会社 差動チョッパ形コンパレータ
US5122875A (en) * 1991-02-27 1992-06-16 General Electric Company An HDTV compression system
US5168356A (en) * 1991-02-27 1992-12-01 General Electric Company Apparatus for segmenting encoded video signal for transmission
US5182642A (en) * 1991-04-19 1993-01-26 General Dynamics Lands Systems Inc. Apparatus and method for the compression and transmission of multiformat data
US5175617A (en) * 1991-12-04 1992-12-29 Vision Applications, Inc. Telephone line picture transmission
US5287420A (en) * 1992-04-08 1994-02-15 Supermac Technology Method for image compression on a personal computer
US5283646A (en) * 1992-04-09 1994-02-01 Picturetel Corporation Quantizer control method and apparatus
US5357544A (en) * 1992-07-21 1994-10-18 Texas Instruments, Incorporated Devices, systems, and methods for composite signal decoding
US5263018A (en) * 1992-07-29 1993-11-16 Thomson Consumer Electronics, Inc. Apparatus for time division multiplexed processing of plural QAM signals
US5309484A (en) * 1992-09-01 1994-05-03 Motorola, Inc. Method and apparatus for asynchronous timing recovery using interpolation filter
JP2762868B2 (ja) * 1992-09-29 1998-06-04 日本電気株式会社 電圧比較回路
US5329619A (en) * 1992-10-30 1994-07-12 Software Ag Cooperative processing interface and communication broker for heterogeneous computing environments
GB9301704D0 (en) * 1993-01-28 1993-03-17 Signal Processors Ltd New digital modem design techniques
US5386239A (en) * 1993-05-03 1995-01-31 Thomson Consumer Electronics, Inc. Multiple QAM digital television signal decoder
JPH0775099A (ja) * 1993-05-07 1995-03-17 Philips Electron Nv マルチプレックス直交振幅変調テレビジョン送信用送信方式、送信機及び受信機
US5425058A (en) * 1993-07-28 1995-06-13 Martin Marietta Corporation MSK phase acquisition and tracking method
US5497152A (en) * 1993-09-13 1996-03-05 Analog Devices, Inc. Digital-to-digital conversion using non-uniform sample rates
US5511092A (en) * 1993-11-17 1996-04-23 At&T Corp. Data recovery technique which avoids a false convergence state
DE4417723A1 (de) * 1994-05-20 1995-11-23 Ant Nachrichtentech Einrichtung zum Verarbeiten eines modulierten reellwertigen analogen Fernsehsignals
US5506636A (en) * 1994-06-28 1996-04-09 Samsung Electronics Co., Ltd. HDTV signal receiver with imaginary-sample-presence detector for QAM/VSB mode selection
JP2937027B2 (ja) * 1994-09-07 1999-08-23 日本電気株式会社 コンパレータ
US5566183A (en) * 1994-12-02 1996-10-15 Lucent Technologies Inc. System and method for deinterleaving digital data

Also Published As

Publication number Publication date
EP0874466A2 (en) 1998-10-28
CN1138795A (zh) 1996-12-25
US5635864A (en) 1997-06-03
GB9511568D0 (en) 1995-08-02
JPH098853A (ja) 1997-01-10
EP0877517A2 (en) 1998-11-11
SG84483A1 (en) 2001-11-20
EP0874491A2 (en) 1998-10-28
US5668831A (en) 1997-09-16
JPH10135941A (ja) 1998-05-22
JPH1093438A (ja) 1998-04-10
US5692020A (en) 1997-11-25
US5761210A (en) 1998-06-02
US5717715A (en) 1998-02-10
EP0874499A2 (en) 1998-10-28
EP0877514A2 (en) 1998-11-11
EP0748124A3 (en) 1999-05-06
EP0874499A3 (en) 2001-02-07
EP0748124A2 (en) 1996-12-11
CA2170469A1 (en) 1996-12-08

Similar Documents

Publication Publication Date Title
KR970004875A (ko) 신호 처리 장치 및 방법
JP2540377B2 (ja) 自動出力電力制御装置
KR960028572A (ko) 수렴특성을 개선시킨 등화기
US4089061A (en) Method and apparatus for determining the initial values of the coefficients of a complex transversal equalizer
US5703506A (en) Signal processing method
JPS58147267A (ja) 信号処理装置と方法
KR940023067A (ko) 자동주파수 제어방법 및 장치
JPH11331300A (ja) 復調装置
US5404379A (en) Timing recovery method and system
KR100675502B1 (ko) 부호 분할 다중접속 통신용 시스템
US6307883B1 (en) Apparatus, method and system for wireless communication
JP3898415B2 (ja) 自動等化回路
JPS62179237A (ja) クロツク回復装置
JPH0588585B2 (ko)
Webber et al. Implementing a/4 shift D-QPSK baseband modem using the TMS320C50
KR0157530B1 (ko) 심볼 클럭 복구회로
JPS6367776B2 (ko)
US6812783B2 (en) Discritized phase constellation continuous phase modulation demodulator
JP2932775B2 (ja) 復調装置
KR960016298A (ko) 펄스진폭변조된 신호를 위한 디지탈 통신 수신기
KR19990076459A (ko) 버스트 방식 qpsk 수신기 및 그 수신방법
JP2764945B2 (ja) ディジタル復調装置
JPS609237A (ja) スペクトラム拡散信号受信機
JP2001203768A (ja) 受信ベースバンド回路
JPH0313763B2 (ko)

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
NORF Unpaid initial registration fee