KR960706227A - 프로그램 가능 논리 장치(Combined programmable logic array and array logic) - Google Patents

프로그램 가능 논리 장치(Combined programmable logic array and array logic)

Info

Publication number
KR960706227A
KR960706227A KR1019960702726A KR19960702726A KR960706227A KR 960706227 A KR960706227 A KR 960706227A KR 1019960702726 A KR1019960702726 A KR 1019960702726A KR 19960702726 A KR19960702726 A KR 19960702726A KR 960706227 A KR960706227 A KR 960706227A
Authority
KR
South Korea
Prior art keywords
array
output
input
programmable
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1019960702726A
Other languages
English (en)
Korean (ko)
Inventor
리 클라인 로날드
Original Assignee
요트.게.아. 롤페즈
필립스 일렉트로닉스 엔.브이.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 요트.게.아. 롤페즈, 필립스 일렉트로닉스 엔.브이. filed Critical 요트.게.아. 롤페즈
Publication of KR960706227A publication Critical patent/KR960706227A/ko
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
KR1019960702726A 1994-09-26 1995-08-30 프로그램 가능 논리 장치(Combined programmable logic array and array logic) Withdrawn KR960706227A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US31179394A 1994-09-26 1994-09-26
US311,793 1994-09-26
PCT/IB1995/000716 WO1996010295A1 (en) 1994-09-26 1995-08-30 Combined programmable logic array and array logic

Publications (1)

Publication Number Publication Date
KR960706227A true KR960706227A (ko) 1996-11-08

Family

ID=23208500

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960702726A Withdrawn KR960706227A (ko) 1994-09-26 1995-08-30 프로그램 가능 논리 장치(Combined programmable logic array and array logic)

Country Status (7)

Country Link
US (1) US5714890A (enExample)
EP (1) EP0733285B1 (enExample)
JP (1) JP2001520812A (enExample)
KR (1) KR960706227A (enExample)
DE (1) DE69513278T2 (enExample)
TW (1) TW311302B (enExample)
WO (1) WO1996010295A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5684413A (en) * 1996-03-28 1997-11-04 Philips Electronics North America Corp. Condensed single block PLA plus PAL architecture
US5824748A (en) * 1996-06-03 1998-10-20 Minnesota Mining And Manufacturing Company Composite pressure sensitive adhesive microspheres
US6066959A (en) * 1997-12-09 2000-05-23 Intel Corporation Logic array having multi-level logic planes
US6259273B1 (en) 1999-06-15 2001-07-10 Ict Acquisition Corp. Programmable logic device with mixed mode programmable logic array
US6369609B1 (en) 2000-05-08 2002-04-09 Cypress Semiconductor Corp. Degenerate network for PLD and plane
US6687864B1 (en) 2000-06-08 2004-02-03 Cypress Semiconductor Corp. Macro-cell flip-flop with scan-in input
US6353331B1 (en) 2000-07-10 2002-03-05 Xilinx, Inc. Complex programmable logic device with lookup table
JP6393513B2 (ja) * 2014-04-30 2018-09-19 パナソニック デバイスＳｕｎｘ株式会社 プログラマブルコントローラ及びプログラム開発支援装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4124899A (en) * 1977-05-23 1978-11-07 Monolithic Memories, Inc. Programmable array logic circuit
US4336468A (en) * 1979-11-15 1982-06-22 The Regents Of The University Of California Simplified combinational logic circuits and method of designing same
US4422072A (en) * 1981-07-30 1983-12-20 Signetics Corporation Field programmable logic array circuit
US4758746A (en) * 1985-08-12 1988-07-19 Monolithic Memories, Inc. Programmable logic array with added array of gates and added output routing flexibility
US4703206A (en) * 1985-11-19 1987-10-27 Signetics Corporation Field-programmable logic device with programmable foldback to control number of logic levels
US4942319A (en) * 1989-01-19 1990-07-17 National Semiconductor Corp. Multiple page programmable logic architecture
US5260610A (en) * 1991-09-03 1993-11-09 Altera Corporation Programmable logic element interconnections for programmable logic array integrated circuits
US5189320A (en) * 1991-09-23 1993-02-23 Atmel Corporation Programmable logic device with multiple shared logic arrays
US5235221A (en) * 1992-04-08 1993-08-10 Micron Technology, Inc. Field programmable logic array with speed optimized architecture

Also Published As

Publication number Publication date
DE69513278D1 (de) 1999-12-16
DE69513278T2 (de) 2000-05-11
TW311302B (enExample) 1997-07-21
US5714890A (en) 1998-02-03
EP0733285B1 (en) 1999-11-10
JP2001520812A (ja) 2001-10-30
WO1996010295A1 (en) 1996-04-04
EP0733285A1 (en) 1996-09-25

Similar Documents

Publication Publication Date Title
KR910017766A (ko) 프로그램가능 논리 장치용 sram- 기본 셀
KR920004936A (ko) 프로그래머블 로직소자의 입력/출력 마크로셀
KR930003556A (ko) 점진적 턴-온 특성의 cmos 구동기
KR950012663A (ko) 경계주사 테스트 회로를 가진 반도체 장치
KR960706227A (ko) 프로그램 가능 논리 장치(Combined programmable logic array and array logic)
KR860009424A (ko) 반도체 집적 회로
KR910016077A (ko) 반도체집적회로
KR950015061A (ko) 동기식 이진 카운터
TW367653B (en) Division circuit of 4/5
KR970063930A (ko) 가변 지연회로와 이것을 사용한 링 발진기 및 펄스폭 가변회로
KR900015465A (ko) Cmos 전압레벨 시프팅 및 함수회로
KR880008535A (ko) 3스테이트부 상보형 mos 집적회로
DE3676939D1 (de) Breitbandsignal-raumkoppeleinrichtung.
KR920702901A (ko) 프로그램 가능한 논리소자
KR950009400A (ko) 제로-파워 부품용 입력전이 검출회로
KR910021030A (ko) 스큐 클램프 회로
KR980004068A (ko) 데이터 입출력 장치
KR960036334A (ko) 가변형 지연회로
KR970024601A (ko) 배타적 논리합 회로
KR910021050A (ko) 디코더 회로
KR920006993A (ko) Epld의 입출력 마크로셀 시험회로
KR950025528A (ko) 전 가산기
JPS648715A (en) Logic circuit device
SU1667041A1 (ru) Устройство дл ввода информации
RU97104421A (ru) Переключатель управляющих каналов

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 19960523

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid