DE69513278T2 - Kombinierte pla- und pal-schaltung - Google Patents

Kombinierte pla- und pal-schaltung

Info

Publication number
DE69513278T2
DE69513278T2 DE69513278T DE69513278T DE69513278T2 DE 69513278 T2 DE69513278 T2 DE 69513278T2 DE 69513278 T DE69513278 T DE 69513278T DE 69513278 T DE69513278 T DE 69513278T DE 69513278 T2 DE69513278 T2 DE 69513278T2
Authority
DE
Germany
Prior art keywords
matrix
gates
outputs
programmable
inputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69513278T
Other languages
German (de)
English (en)
Other versions
DE69513278D1 (de
Inventor
Ronald Cline
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xilinx Inc
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of DE69513278D1 publication Critical patent/DE69513278D1/de
Application granted granted Critical
Publication of DE69513278T2 publication Critical patent/DE69513278T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
DE69513278T 1994-09-26 1995-08-30 Kombinierte pla- und pal-schaltung Expired - Lifetime DE69513278T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US31179394A 1994-09-26 1994-09-26
PCT/IB1995/000716 WO1996010295A1 (en) 1994-09-26 1995-08-30 Combined programmable logic array and array logic

Publications (2)

Publication Number Publication Date
DE69513278D1 DE69513278D1 (de) 1999-12-16
DE69513278T2 true DE69513278T2 (de) 2000-05-11

Family

ID=23208500

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69513278T Expired - Lifetime DE69513278T2 (de) 1994-09-26 1995-08-30 Kombinierte pla- und pal-schaltung

Country Status (7)

Country Link
US (1) US5714890A (enExample)
EP (1) EP0733285B1 (enExample)
JP (1) JP2001520812A (enExample)
KR (1) KR960706227A (enExample)
DE (1) DE69513278T2 (enExample)
TW (1) TW311302B (enExample)
WO (1) WO1996010295A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5684413A (en) * 1996-03-28 1997-11-04 Philips Electronics North America Corp. Condensed single block PLA plus PAL architecture
US5824748A (en) * 1996-06-03 1998-10-20 Minnesota Mining And Manufacturing Company Composite pressure sensitive adhesive microspheres
US6066959A (en) * 1997-12-09 2000-05-23 Intel Corporation Logic array having multi-level logic planes
US6259273B1 (en) 1999-06-15 2001-07-10 Ict Acquisition Corp. Programmable logic device with mixed mode programmable logic array
US6369609B1 (en) 2000-05-08 2002-04-09 Cypress Semiconductor Corp. Degenerate network for PLD and plane
US6687864B1 (en) 2000-06-08 2004-02-03 Cypress Semiconductor Corp. Macro-cell flip-flop with scan-in input
US6353331B1 (en) 2000-07-10 2002-03-05 Xilinx, Inc. Complex programmable logic device with lookup table
JP6393513B2 (ja) * 2014-04-30 2018-09-19 パナソニック デバイスＳｕｎｘ株式会社 プログラマブルコントローラ及びプログラム開発支援装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4124899A (en) * 1977-05-23 1978-11-07 Monolithic Memories, Inc. Programmable array logic circuit
US4336468A (en) * 1979-11-15 1982-06-22 The Regents Of The University Of California Simplified combinational logic circuits and method of designing same
US4422072A (en) * 1981-07-30 1983-12-20 Signetics Corporation Field programmable logic array circuit
US4758746A (en) * 1985-08-12 1988-07-19 Monolithic Memories, Inc. Programmable logic array with added array of gates and added output routing flexibility
US4703206A (en) * 1985-11-19 1987-10-27 Signetics Corporation Field-programmable logic device with programmable foldback to control number of logic levels
US4942319A (en) * 1989-01-19 1990-07-17 National Semiconductor Corp. Multiple page programmable logic architecture
US5260610A (en) * 1991-09-03 1993-11-09 Altera Corporation Programmable logic element interconnections for programmable logic array integrated circuits
US5189320A (en) * 1991-09-23 1993-02-23 Atmel Corporation Programmable logic device with multiple shared logic arrays
US5235221A (en) * 1992-04-08 1993-08-10 Micron Technology, Inc. Field programmable logic array with speed optimized architecture

Also Published As

Publication number Publication date
DE69513278D1 (de) 1999-12-16
TW311302B (enExample) 1997-07-21
US5714890A (en) 1998-02-03
EP0733285B1 (en) 1999-11-10
JP2001520812A (ja) 2001-10-30
KR960706227A (ko) 1996-11-08
WO1996010295A1 (en) 1996-04-04
EP0733285A1 (en) 1996-09-25

Similar Documents

Publication Publication Date Title
DE69407749T2 (de) Schnell entscheidende Kippschaltung
DE2822219C2 (de) Auf einem Chip integrierte Logikschaltungen
DE68918413T2 (de) Integrierte Halbleiterschaltung.
DE68923541T2 (de) Programmierbare Logikeinrichtung mit einer Vielzahl von programmierbaren Logikarrays, die sich in mosaikförmiger Anordnung zusammen mit einer Vielzahl von vermischt angeordneten Interface-Blöcken befinden.
DE2657948C3 (de) Logikschaltung
DE3635761A1 (de) Programmierbares logikfeld mit dynamischer cmos-logik
EP0202456A2 (de) In integrierter Technik hergestellter Logik-Array-Baustein
DE4041426C2 (enExample)
DE4135528A1 (de) Tristate-treiberschaltung
DE10354501B4 (de) Logik-Schaltkreis-Anordnung
DE69513278T2 (de) Kombinierte pla- und pal-schaltung
DE69124972T2 (de) Gate-Array mit eingebauter Programmierungsschaltung
DE10241982A1 (de) Digitale Signal-Verzögerungs-Einrichtung
EP0231434B1 (de) In integrierter Technik hergestellter Baustein zur Erstellung integrierter Schaltungen
DE3788132T2 (de) Logische Schaltkreisfamilie von Multibasis-bi-CMOS.
EP0252999A1 (de) Getaktete CMOS-Schaltung mit mindestens einem CMOS-Schalter
DE69007570T2 (de) Koppelpunkt für Schaltmatrix.
EP0326897B1 (de) Addierzelle mit einem Summen- und einem Carryteil
DE69307398T2 (de) Programmierbare logische Zelle
DE3784838T2 (de) Vorwaerts-/rueckwaerts-n-bit-zaehlregister.
DE69126832T2 (de) BiCMOS logische Schaltung
DE3751085T2 (de) Volladdiererschaltung.
DE1287128B (de) Logische Schaltung mit mehreren Stromlenkgattern
DE60210865T2 (de) Tristate-Multiplexer
DE69128987T2 (de) Gatterausgangsstruktur mit drei Zuständen, insbesondere für CMOS ICs

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: XILINX, INC., SAN JOSE, CALIF., US

8328 Change in the person/name/address of the agent

Free format text: WILHELMS, KILIAN & PARTNER, 81541 MUENCHEN