KR960039164A - 반도체막 제조방법 - Google Patents

반도체막 제조방법 Download PDF

Info

Publication number
KR960039164A
KR960039164A KR1019950007981A KR19950007981A KR960039164A KR 960039164 A KR960039164 A KR 960039164A KR 1019950007981 A KR1019950007981 A KR 1019950007981A KR 19950007981 A KR19950007981 A KR 19950007981A KR 960039164 A KR960039164 A KR 960039164A
Authority
KR
South Korea
Prior art keywords
semiconductor film
contact surface
etching
wet etching
insulating film
Prior art date
Application number
KR1019950007981A
Other languages
English (en)
Other versions
KR0152920B1 (ko
Inventor
김한수
Original Assignee
문정환
엘지반도체 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 엘지반도체 주식회사 filed Critical 문정환
Priority to KR1019950007981A priority Critical patent/KR0152920B1/ko
Publication of KR960039164A publication Critical patent/KR960039164A/ko
Application granted granted Critical
Publication of KR0152920B1 publication Critical patent/KR0152920B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041—Cleaning
    • H01L21/02057—Cleaning during device manufacture
    • H01L21/0206—Cleaning during device manufacture during, before or after processing of insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31127—Etching organic layers
    • H01L21/31133—Etching organic layers by chemical means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31144—Etching the insulating layers by chemical or physical means using masks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Inorganic Chemistry (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

본 발명은 반도체막 제조방법에 관한 것으로, 건식 및 습식식각법으로 절연막내의 접촉면을 형성하는 반도체막 제조방법에 있어서, 감광제 경화굽기를 170℃로 실시하고, 부피비 1;14를 갖는 CHF3+ CF4가스를 이용하여 건식식각한 후 습식식각하므로써 1) 상기 공정 진행시 빈번히 야기되던 건식식각후의 폴리머의 다량발생 및 식각면의 거칠음 현상을 제거할 수 있으며, 2) 이로 인해 기존 습식식각시 유발되던 과소식각 및 접촉면의 불균일을 제거할 수 있고, 3) 상기 접촉면에 금속막 증착시 발생되던 접촉면의 저항 특성저하를 방지할 수 있는 고신뢰성의 반도체막을 실현할 수 있게 된다.

Description

반도체막 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2(가)도 내지 제2(마)도는 본 발명에 따른 반도체막 제조공정을 도시한 공정수순도.

Claims (2)

  1. 절연막이 증착된 실리콘기판 상에 감광제를 도포한 후 사진식각공정으로 원하는 감광제 패턴을 형성하는 단계와, 상기 감광제 패턴을 170℃에서 경화굽기 처리하는 단계와, 경화굽기 처리된 상기 감광제를 마스크로 CHF3+ CF4가스를 이용하여 건식식각을 실시하는 단계와, 건식식각 후 패터닝된 상기 절연막 상에 잔존하는 잔여물(혹은 찌거기)를 제거하기 위하여 데스큠 공정을 실시하는 단계와, 상기 패턴 상에 습식식각을 실시하는 단계 및, 상기 절연막 상에 패터닝된 감광제를 제거하는 단계로 이루어짐을 특징으로 하는 반도체막 제조방법.
  2. 제1항에 있어서, 상기 CHF3+ CF4가스는 부피비 1;14를 갖도록 형성되는 것을 특징으로 하는 반도체막 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019950007981A 1995-04-06 1995-04-06 반도체막 제조방법 KR0152920B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950007981A KR0152920B1 (ko) 1995-04-06 1995-04-06 반도체막 제조방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950007981A KR0152920B1 (ko) 1995-04-06 1995-04-06 반도체막 제조방법

Publications (2)

Publication Number Publication Date
KR960039164A true KR960039164A (ko) 1996-11-21
KR0152920B1 KR0152920B1 (ko) 1998-12-01

Family

ID=19411633

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950007981A KR0152920B1 (ko) 1995-04-06 1995-04-06 반도체막 제조방법

Country Status (1)

Country Link
KR (1) KR0152920B1 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111640652A (zh) * 2014-08-28 2020-09-08 台湾积体电路制造股份有限公司 用于集成电路图案化的方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111640652A (zh) * 2014-08-28 2020-09-08 台湾积体电路制造股份有限公司 用于集成电路图案化的方法

Also Published As

Publication number Publication date
KR0152920B1 (ko) 1998-12-01

Similar Documents

Publication Publication Date Title
GB2154330A (en) Fabrication of semiconductor devices
US3767492A (en) Semiconductor masking
KR960039164A (ko) 반도체막 제조방법
KR910010644A (ko) 콘택홀의 패턴 형성 방법
KR940004742A (ko) 시릴화된 레지스트의 박리방법
KR980005899A (ko) 포토레지스트의 스트리핑방법
KR950009923A (ko) 반도체 장치의 저장전극 제조방법
KR970052354A (ko) 반도체 소자의 콘택 홀 형성방법
KR940015698A (ko) 미세한 감광막 패턴 형성 방법
KR970003482A (ko) 반도체 소자의 콘택홀 형성방법
KR980005550A (ko) 반도체 소자의 콘택홀 형성 방법
KR950015587A (ko) 반도체 소자의 콘택홀 형성방법
KR970048998A (ko) 미세 패턴 형성방법
KR950019934A (ko) 메탈(Metal) 식각후의 폴리머 제거 및 단차를 줄이는 방법
KR970052482A (ko) 반도체 장치 제조 방법
KR970017935A (ko) 미세 패턴 형성 방법
KR950004395A (ko) 반도체 소자의 미세패턴 형성방법
KR970018032A (ko) 반도체 장치의 스몰콘택 형성방법
KR960026303A (ko) 미세패턴 형성방법
KR970018080A (ko) 반도체장치의 콘택형성방법
KR970054601A (ko) 반도체 디바이스 제조공정의 금속층 패터닝(Patterning) 방법
KR940002664A (ko) 감광막 패턴 형성방법
KR970023714A (ko) 반도체 소자의 콘택부 및 그의 형성방법
KR970052372A (ko) 반도체 장치의 금속배선 형성방법
KR980005303A (ko) 반도체 소자의 패턴 형성 방법

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20130524

Year of fee payment: 16

FPAY Annual fee payment

Payment date: 20140519

Year of fee payment: 17

EXPY Expiration of term