KR960026967A - 다결정 박막 트랜지스터 및 그 제조방법 - Google Patents

다결정 박막 트랜지스터 및 그 제조방법 Download PDF

Info

Publication number
KR960026967A
KR960026967A KR1019940036339A KR19940036339A KR960026967A KR 960026967 A KR960026967 A KR 960026967A KR 1019940036339 A KR1019940036339 A KR 1019940036339A KR 19940036339 A KR19940036339 A KR 19940036339A KR 960026967 A KR960026967 A KR 960026967A
Authority
KR
South Korea
Prior art keywords
thin film
polycrystalline
film transistor
polycrystalline silicon
germanium
Prior art date
Application number
KR1019940036339A
Other languages
English (en)
Other versions
KR0155304B1 (ko
Inventor
송윤호
남기수
김보우
백종태
Original Assignee
양승택
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 양승택, 재단법인 한국전자통신연구소 filed Critical 양승택
Priority to KR1019940036339A priority Critical patent/KR0155304B1/ko
Publication of KR960026967A publication Critical patent/KR960026967A/ko
Application granted granted Critical
Publication of KR0155304B1 publication Critical patent/KR0155304B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651—Silicon transistors
    • H01L29/7866—Non-monocrystalline silicon transistors
    • H01L29/78672—Polycrystalline or microcrystalline silicon transistor
    • H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments
    • H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
    • H01L29/78687—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys with a multilayer structure or superlattice structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)

Abstract

본 발명은 전기적 특성을 향상시킨 새로운 구조의 박막 트랜지스터 및 이를 구현하기 위한 제조 방법에 관한 것으로서, 결정 실리콘(20)과 다결정 실리콘 저마늄(21)은 화학기상증착법을 이용하여 비정실 실리콘 박막(201), 비정실 실리콘 저마늄 박막(211), 비정실 실리콘 박막(202)을 순차적으로 증착한 후 600℃ 이하의 온도에서 전기로 열처리에 의한 고상결정화나, 600℃ 이상의 온도에서 급속 열처리로 결정핵을 생성한 후 600℃ 이하의 전기로에서 결정립을 성장시키는 공정에 의해 제조된다.

Description

다결정 박막 트랜지스터 및 그 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본 발명에 의한 다결정 박막 트랜지스터 구조를 나타내는 단면도, 제3도는 본 발명에 의한 다결정 박막 트랜지스터의 제조공정을 설명하기 위한 단면도.

Claims (5)

  1. 다결정 박막 트랜지스터의 있어서, 투명 절연기판 또는 절연막이 형성되어 있는 실리콘 웨이퍼 10상에 진성 다경정 실리콘 박막(20)사이에 진성 다결정 실리콘 저마늄(21)이 삽입된 형태의 3층 구조로 된 활성층과, 상기 다결정 실리콘(20)과 실리콘 저마늄(21)위에서 형성된 게이트 산화막(30)과, 상기 게이트 산화막(30)위에 게이트 전극(40)을 형성한 후 도펀트 불순물을 이온 주입하여 만든소오스 및 드레인(50)과, 상기 게이트 산화막(30)과 게이트 전극(40)위에 형성된 보호산화막(60)과, 상기 보호산화막(60)를 패터닝하여 전극 접촉구멍을 형성한 후 상기 소오스 및 드레인(50)과 전기적으로 연결된 금속 전극 70을 포함하는 다결정 박막 트랜지스터.
  2. 제1항에 있어서, 상기 진성 다결정 실리콘(20)의 두께는 100∼1,000A인 것을 특징으로 하는 는 다결정 박막 트랜지스터.
  3. 제1항에 있어서, 상기 진성 다결정 실리콘(20)의 두께는 50∼500A인 것을 특징으로 하는 는 다결정 박막 트랜지스터.
  4. 제1항에 있어서, 상기 진성 다결정 실리콘저마늄(21)의 저마늄 몰비는 0.05∼0.5인 것을 특징으로 하는 는 다결정 박막 트랜지스터.
  5. 상기 다결정 실리콘(20)과 다결정 실리콘저마늄(21)은 화학기상증착법을 이용하여 비정질 실리콘 박막(201), 비정질 실리콘 저마늄 박막(211), 비정질 실리콘 박막(202)을 순차적으로 증착한 후 600°C이하의 온도에서 전기로 열처리에 의한 고상결정화나, 600°C이상의 온도에서 급속 열처리로 결정핵을 생성한후 600°C이하의 전기로에서 결정립을 성장시키는 고정을 포함하는 것을 특징으로 하는 다결정 박막 트랜지스터의 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019940036339A 1994-12-23 1994-12-23 다결정 박막 트랜지스터 및 그 제조방법 KR0155304B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940036339A KR0155304B1 (ko) 1994-12-23 1994-12-23 다결정 박막 트랜지스터 및 그 제조방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940036339A KR0155304B1 (ko) 1994-12-23 1994-12-23 다결정 박막 트랜지스터 및 그 제조방법

Publications (2)

Publication Number Publication Date
KR960026967A true KR960026967A (ko) 1996-07-22
KR0155304B1 KR0155304B1 (ko) 1998-10-15

Family

ID=19403182

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940036339A KR0155304B1 (ko) 1994-12-23 1994-12-23 다결정 박막 트랜지스터 및 그 제조방법

Country Status (1)

Country Link
KR (1) KR0155304B1 (ko)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100359022B1 (ko) * 2000-12-20 2002-10-31 엘지.필립스 엘시디 주식회사 폴리실리콘형 박막트랜지스터 제조 방법
KR100357173B1 (ko) * 1996-07-31 2003-01-24 주식회사 하이닉스반도체 박막 트랜지스터의 제조 방법
KR100704331B1 (ko) * 2001-01-26 2007-04-09 가부시키가이샤 히타치세이사쿠쇼 박막 트랜지스터 장치

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100357173B1 (ko) * 1996-07-31 2003-01-24 주식회사 하이닉스반도체 박막 트랜지스터의 제조 방법
KR100359022B1 (ko) * 2000-12-20 2002-10-31 엘지.필립스 엘시디 주식회사 폴리실리콘형 박막트랜지스터 제조 방법
KR100704331B1 (ko) * 2001-01-26 2007-04-09 가부시키가이샤 히타치세이사쿠쇼 박막 트랜지스터 장치

Also Published As

Publication number Publication date
KR0155304B1 (ko) 1998-10-15

Similar Documents

Publication Publication Date Title
EP0383230B1 (en) Manufacturing Method of a Semiconductor Device
JPH02140915A (ja) 半導体装置の製造方法
JP2616741B2 (ja) 多結晶シリコン−ゲルマニウム薄膜トランジスタの製造方法
KR20010023407A (ko) 단결정 실리콘층의 형성 방법 및 반도체 장치의 제조방법, 및 반도체 장치
US5470619A (en) Method of the production of polycrystalline silicon thin films
US6326226B1 (en) Method of crystallizing an amorphous film
JPH1168109A (ja) 多結晶薄膜の製造方法及び薄膜トランジスタの製造方法
JP3575698B2 (ja) 多結晶半導体装置の製造方法
KR100317639B1 (ko) 박막 트랜지스터와 액정표시장치 및 그 제조방법
KR960026967A (ko) 다결정 박막 트랜지스터 및 그 제조방법
KR19990013304A (ko) 비정질 막을 결정화하는 방법
KR20020027775A (ko) 인이 도핑된 비정질 막의 금속 유도 결정화 방법
KR930010093B1 (ko) 반도체박막의 형성방법
KR100469503B1 (ko) 비정질막을결정화하는방법
JP3125931B2 (ja) 半導体作製方法
KR960004902B1 (ko) 다결정 실리콘 박막 제조방법
JP2720473B2 (ja) 薄膜トランジスタ及びその製造方法
JPH0828509B2 (ja) 薄膜トランジスターの活性領域の形成方法
KR100524874B1 (ko) 비정질실리콘박막의결정화방법
JP3093762B2 (ja) 半導体装置の製造方法
KR100447893B1 (ko) 박막 트랜지스터 제조방법
JPS62124736A (ja) シリコン薄膜およびその作成方法
JP3278237B2 (ja) 薄膜トランジスタの製造方法
KR20020076631A (ko) 비정질 물질의 금속유도 결정화 방법, 그 방법에 의해생산된 결정 물질, 및 그 결정물질을 이용한 반도체소자
KR100709282B1 (ko) 박막 트랜지스터 및 제조 방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070702

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee