KR960009146A - 집적 테스트 회로가 인터포저 기판 내부에 배치되어 있는 멀티칩 모듈 및 그 제조 방법 - Google Patents
집적 테스트 회로가 인터포저 기판 내부에 배치되어 있는 멀티칩 모듈 및 그 제조 방법 Download PDFInfo
- Publication number
- KR960009146A KR960009146A KR1019950025111A KR19950025111A KR960009146A KR 960009146 A KR960009146 A KR 960009146A KR 1019950025111 A KR1019950025111 A KR 1019950025111A KR 19950025111 A KR19950025111 A KR 19950025111A KR 960009146 A KR960009146 A KR 960009146A
- Authority
- KR
- South Korea
- Prior art keywords
- manufacturing
- disposed inside
- test circuit
- circuit disposed
- multichip module
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318505—Test of Modular systems, e.g. Wafers, MCM's
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US8/292,120 | 1994-08-17 | ||
US08/292,120 US5517515A (en) | 1994-08-17 | 1994-08-17 | Multichip module with integrated test circuitry disposed within interposer substrate |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960009146A true KR960009146A (ko) | 1996-03-22 |
KR0174334B1 KR0174334B1 (ko) | 1999-04-01 |
Family
ID=23123314
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950025111A KR0174334B1 (ko) | 1994-08-17 | 1995-08-16 | 집적 테스트 회로가 인터포저 기판 내부에 배치되어 있는 멀티칩 모듈 및 그 제조 방법 |
Country Status (3)
Country | Link |
---|---|
US (1) | US5517515A (ko) |
JP (1) | JP3103013B2 (ko) |
KR (1) | KR0174334B1 (ko) |
Families Citing this family (67)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0158765B1 (ko) * | 1994-09-21 | 1999-02-01 | 모리사다 요이치 | 반도체 집적회로 |
US5807762A (en) * | 1996-03-12 | 1998-09-15 | Micron Technology, Inc. | Multi-chip module system and method of fabrication |
US5838161A (en) * | 1996-05-01 | 1998-11-17 | Micron Technology, Inc. | Semiconductor interconnect having test structures for evaluating electrical characteristics of the interconnect |
US6060897A (en) | 1997-02-11 | 2000-05-09 | National Semiconductor Corporation | Testability method for modularized integrated circuits |
US5895978A (en) * | 1997-04-02 | 1999-04-20 | International Business Machines Corporation | High density signal multiplexing interposer |
US6245444B1 (en) | 1997-10-02 | 2001-06-12 | New Jersey Institute Of Technology | Micromachined element and method of fabrication thereof |
US6016256A (en) * | 1997-11-14 | 2000-01-18 | The Panda Project | Multi-chip module having interconnect dies |
US6260163B1 (en) | 1997-12-12 | 2001-07-10 | International Business Machines Corporation | Testing high I/O integrated circuits on a low I/O tester |
CN1439101A (zh) * | 1998-06-16 | 2003-08-27 | 因芬尼昂技术股份公司 | 用于测量和分析集成电路块的电信号的装置 |
JP3361472B2 (ja) * | 1999-04-02 | 2003-01-07 | 松下電器産業株式会社 | アナログ・バウンダリ・スキャン対応集積回路装置 |
US6392428B1 (en) * | 1999-11-16 | 2002-05-21 | Eaglestone Partners I, Llc | Wafer level interposer |
US6464513B1 (en) * | 2000-01-05 | 2002-10-15 | Micron Technology, Inc. | Adapter for non-permanently connecting integrated circuit devices to multi-chip modules and method of using same |
US6407566B1 (en) | 2000-04-06 | 2002-06-18 | Micron Technology, Inc. | Test module for multi-chip module simulation testing of integrated circuit packages |
US6537831B1 (en) * | 2000-07-31 | 2003-03-25 | Eaglestone Partners I, Llc | Method for selecting components for a matched set using a multi wafer interposer |
US6812048B1 (en) * | 2000-07-31 | 2004-11-02 | Eaglestone Partners I, Llc | Method for manufacturing a wafer-interposer assembly |
US6822469B1 (en) | 2000-07-31 | 2004-11-23 | Eaglestone Partners I, Llc | Method for testing multiple semiconductor wafers |
US6483330B1 (en) | 2000-09-11 | 2002-11-19 | Eaglestone Partners I, Llc | Method for selecting components for a matched set using wafer interposers |
US6815712B1 (en) | 2000-10-02 | 2004-11-09 | Eaglestone Partners I, Llc | Method for selecting components for a matched set from a wafer-interposer assembly |
US6686657B1 (en) * | 2000-11-07 | 2004-02-03 | Eaglestone Partners I, Llc | Interposer for improved handling of semiconductor wafers and method of use of same |
US20020076854A1 (en) * | 2000-12-15 | 2002-06-20 | Pierce John L. | System, method and apparatus for constructing a semiconductor wafer-interposer using B-Stage laminates |
US6529022B2 (en) * | 2000-12-15 | 2003-03-04 | Eaglestone Pareners I, Llc | Wafer testing interposer for a conventional package |
US20020078401A1 (en) * | 2000-12-15 | 2002-06-20 | Fry Michael Andrew | Test coverage analysis system |
US6524885B2 (en) * | 2000-12-15 | 2003-02-25 | Eaglestone Partners I, Llc | Method, apparatus and system for building an interposer onto a semiconductor wafer using laser techniques |
CN1284082C (zh) * | 2001-01-19 | 2006-11-08 | 株式会社日立制作所 | 电子电路装置 |
US6673653B2 (en) * | 2001-02-23 | 2004-01-06 | Eaglestone Partners I, Llc | Wafer-interposer using a ceramic substrate |
US7045889B2 (en) * | 2001-08-21 | 2006-05-16 | Micron Technology, Inc. | Device for establishing non-permanent electrical connection between an integrated circuit device lead element and a substrate |
US7049693B2 (en) * | 2001-08-29 | 2006-05-23 | Micron Technology, Inc. | Electrical contact array for substrate assemblies |
US8286046B2 (en) | 2001-09-28 | 2012-10-09 | Rambus Inc. | Integrated circuit testing module including signal shaping interface |
US6880118B2 (en) * | 2001-10-25 | 2005-04-12 | Sun Microsystems, Inc. | System and method for testing operational transmissions of an integrated circuit |
US6552529B1 (en) | 2001-12-17 | 2003-04-22 | International Business Machines Corporation | Method and apparatus for interim assembly electrical testing of circuit boards |
US8063650B2 (en) | 2002-11-27 | 2011-11-22 | Rambus Inc. | Testing fuse configurations in semiconductor devices |
US20040117374A1 (en) * | 2002-12-16 | 2004-06-17 | Hung Lup Cheong Patrick | Customized design portfolio integrating IP libraries and technology documents |
US20040107214A1 (en) * | 2002-11-29 | 2004-06-03 | Hung Lup Cheong Patrick | Customized document portfolio system integrating IP libraries and technology documents |
US7386539B2 (en) * | 2002-11-29 | 2008-06-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | System, method, and user interface providing customized document portfolio management |
US20040107197A1 (en) * | 2002-11-29 | 2004-06-03 | Shen Yu Yong | System, method and user interface allowing customized portfolio management |
US6839965B2 (en) * | 2003-02-06 | 2005-01-11 | R-Tec Corporation | Method of manufacturing a resistor connector |
JP4353861B2 (ja) | 2004-06-30 | 2009-10-28 | Necエレクトロニクス株式会社 | 半導体装置 |
JP4864306B2 (ja) * | 2004-09-27 | 2012-02-01 | 富士通セミコンダクター株式会社 | 半導体装置およびその試験方法 |
KR100594317B1 (ko) | 2005-01-28 | 2006-06-30 | 삼성전자주식회사 | 소비전력이 적은 쉬프트 레지스터 및 상기 쉬프트레지스터의 동작방법 |
DE102005007580B4 (de) * | 2005-02-18 | 2015-10-29 | Infineon Technologies Ag | Verfahren zum Testen einer zu testenden Schaltungseinheit, welche Schaltungsuntereinheiten aufweist, und Testvorrichtung zur Durchführung des Verfahrens |
KR100790172B1 (ko) * | 2005-05-02 | 2007-12-31 | 삼성전자주식회사 | 시스템 인 패키지(SiP) 형태로 내장된 내부 롬에 고속프로그램 다운로드를 위한 칩 구현 방법 및 장치 |
JP4980232B2 (ja) * | 2005-11-02 | 2012-07-18 | 太陽誘電株式会社 | システムインパッケージ |
US7394272B2 (en) * | 2006-01-11 | 2008-07-01 | Faraday Technology Corp. | Built-in self test for system in package |
US7701045B2 (en) | 2006-04-11 | 2010-04-20 | Rambus Inc. | Point-to-point connection topology for stacked devices |
US9899312B2 (en) | 2006-04-13 | 2018-02-20 | Rambus Inc. | Isolating electric paths in semiconductor device packages |
US7539913B2 (en) * | 2006-07-05 | 2009-05-26 | Via Technologies, Inc. | Systems and methods for chip testing |
US7788552B2 (en) * | 2007-02-08 | 2010-08-31 | International Business Machines Corporation | Method to improve isolation of an open net fault in an interposer mounted module |
JP5006723B2 (ja) * | 2007-07-09 | 2012-08-22 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置とそのテスト方法 |
US7768847B2 (en) | 2008-04-09 | 2010-08-03 | Rambus Inc. | Programmable memory repair scheme |
JP2010062266A (ja) * | 2008-09-02 | 2010-03-18 | Rohm Co Ltd | 半導体モジュール |
JP5407257B2 (ja) * | 2008-10-01 | 2014-02-05 | 富士通株式会社 | 回路試験装置及び回路試験システム |
KR101110792B1 (ko) * | 2009-07-02 | 2012-03-16 | 주식회사 하이닉스반도체 | 반도체 장치 및 그 구동방법 |
US8384411B2 (en) * | 2009-12-18 | 2013-02-26 | Tektronix, Inc. | Method and device for measuring inter-chip signals |
US8615694B2 (en) | 2011-02-07 | 2013-12-24 | Texas Instruments Incorporated | Interposer TAP boundary register coupling stacked die functional input/output data |
US8880968B2 (en) * | 2011-04-26 | 2014-11-04 | Texas Instruments Incorporated | Interposer having functional leads, TAP, trigger unit, and monitor circuitry |
JP2012018173A (ja) * | 2011-08-10 | 2012-01-26 | Taiyo Yuden Co Ltd | システムインパッケージおよびソケット |
JP5017485B2 (ja) * | 2011-08-10 | 2012-09-05 | 太陽誘電株式会社 | システムインパッケージ |
EP2745318A4 (en) * | 2011-08-17 | 2015-04-15 | Rambus Inc | MULTICHIP HOUSING AND INTERMEDIATE WITH SIGNALING COMPRESSION |
WO2013033628A1 (en) | 2011-09-01 | 2013-03-07 | Rambus Inc. | Testing through-silicon-vias |
KR101429347B1 (ko) | 2012-08-30 | 2014-08-12 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 및 그 제조 방법 |
KR101419597B1 (ko) * | 2012-11-06 | 2014-07-14 | 앰코 테크놀로지 코리아 주식회사 | 반도체 디바이스 및 그 제조 방법 |
EP2790027B1 (en) | 2013-04-08 | 2017-10-18 | Imec | Two-step interconnect testing of semiconductor dies |
KR101683972B1 (ko) | 2014-07-28 | 2016-12-07 | 앰코 테크놀로지 코리아 주식회사 | 반도체 디바이스 및 그 제조 방법 |
US9911465B1 (en) * | 2016-11-08 | 2018-03-06 | Xilinx, Inc. | High bandwidth memory (HBM) bandwidth aggregation switch |
JP6689780B2 (ja) * | 2017-03-30 | 2020-04-28 | 太陽誘電株式会社 | 電子部品モジュールの製造方法 |
JP2018170419A (ja) | 2017-03-30 | 2018-11-01 | 太陽誘電株式会社 | 電子部品モジュール |
KR102589222B1 (ko) * | 2019-10-31 | 2023-10-17 | 정성조 | 예초기용 스윙보조장치 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2905294A1 (de) * | 1979-02-12 | 1980-08-21 | Philips Patentverwaltung | Integrierte schaltungsanordnung in mos-technik mit feldeffekttransistoren |
US4494066A (en) * | 1981-07-02 | 1985-01-15 | International Business Machines Corporation | Method of electrically testing a packaging structure having n interconnected integrated circuit chips |
US4441075A (en) * | 1981-07-02 | 1984-04-03 | International Business Machines Corporation | Circuit arrangement which permits the testing of each individual chip and interchip connection in a high density packaging structure having a plurality of interconnected chips, without any physical disconnection |
US4488259A (en) * | 1982-10-29 | 1984-12-11 | Ibm Corporation | On chip monitor |
US4503537A (en) * | 1982-11-08 | 1985-03-05 | International Business Machines Corporation | Parallel path self-testing system |
US4970454A (en) * | 1986-12-09 | 1990-11-13 | Texas Instruments Incorporated | Packaged semiconductor device with test circuits for determining fabrication parameters |
US5173904A (en) * | 1987-06-02 | 1992-12-22 | Texas Instruments Incorporated | Logic circuits systems, and methods having individually testable logic modules |
US4817093A (en) * | 1987-06-18 | 1989-03-28 | International Business Machines Corporation | Method of partitioning, testing and diagnosing a VLSI multichip package and associated structure |
US4855669A (en) * | 1987-10-07 | 1989-08-08 | Xilinx, Inc. | System for scan testing of logic circuit networks |
US5103450A (en) * | 1989-02-08 | 1992-04-07 | Texas Instruments Incorporated | Event qualified testing protocols for integrated circuits |
US5173906A (en) * | 1990-08-31 | 1992-12-22 | Dreibelbis Jeffrey H | Built-in self test for integrated circuits |
US5086558A (en) * | 1990-09-13 | 1992-02-11 | International Business Machines Corporation | Direct attachment of semiconductor chips to a substrate with a substrate with a thermoplastic interposer |
US5172050A (en) * | 1991-02-15 | 1992-12-15 | Motorola, Inc. | Micromachined semiconductor probe card |
-
1994
- 1994-08-17 US US08/292,120 patent/US5517515A/en not_active Expired - Fee Related
-
1995
- 1995-07-20 JP JP07183699A patent/JP3103013B2/ja not_active Expired - Fee Related
- 1995-08-16 KR KR1019950025111A patent/KR0174334B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JP3103013B2 (ja) | 2000-10-23 |
KR0174334B1 (ko) | 1999-04-01 |
US5517515A (en) | 1996-05-14 |
JPH0868832A (ja) | 1996-03-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960009146A (ko) | 집적 테스트 회로가 인터포저 기판 내부에 배치되어 있는 멀티칩 모듈 및 그 제조 방법 | |
DE69529646D1 (de) | Packung mit Lötballgitter für eine integrierte Schaltung | |
DE69635603D1 (de) | Höckerkontakt für eine Leiterplatte und Halbleitermodul mit derselben | |
GB2266610B (en) | Semiconductor memory device with test circuit | |
KR950701186A (ko) | 집적 회로용 테스트 소켓(integrated circuit test socket) | |
EP0408299A3 (en) | Semiconductor integrated circuit device and test method therefor | |
EP0202905A3 (en) | Semiconductor integrated circuit (ic) including circuit elements for evaluating the ic and means for testing the circuit elements | |
KR900012345A (ko) | 집적 회로 칩 | |
KR860004457A (ko) | 반도체 집적회로장치 및 그의 제조방법과 제조장치 | |
EP0223714A3 (en) | Semiconductor integrated circuit device with test circuit | |
DE68929367T2 (de) | Kartenmodul für integrierte Schaltung | |
KR960015836A (ko) | 집적회로 시험장치 | |
DE69016509T2 (de) | Integrierte Halbleiterschaltungsanordnung mit Testschaltung. | |
DE69031291T2 (de) | Testmethode, Testschaltung und integrierter Halbleiterschaltkreis mit Testschaltung | |
KR890015418A (ko) | 반도체 집적회로와 그 제조방법 | |
DE69728919D1 (de) | Schaltungsplatine und Halbleiterbauteil mit dieser | |
DE69118220D1 (de) | Halbleiterspeicher mit eingebauter Prüfschaltung | |
DE69026899T2 (de) | Integriertes Halbleiterschaltungsgerät mit Prüfschaltung | |
DE69531657D1 (de) | Integrierte Schaltung mit Prüfungspfad | |
DE69526162D1 (de) | Integrierte Halbleiterschaltung mit prüfbaren Blöcken | |
SG74105A1 (en) | Semiconductor device method of manufacturing the same circuit board and electronic instrument | |
KR900012360A (ko) | 반도체 집적회로와 그 제조방법 | |
KR900007103A (ko) | 반도체 집적회로와 그 제조방법 | |
GB9417268D0 (en) | Testing an integrated circuit device | |
DE69032753D1 (de) | Integrierter Schaltkreis mit CPU und Speicheranordnung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20021016 Year of fee payment: 5 |
|
LAPS | Lapse due to unpaid annual fee |