DE69728919D1 - Schaltungsplatine und Halbleiterbauteil mit dieser - Google Patents

Schaltungsplatine und Halbleiterbauteil mit dieser

Info

Publication number
DE69728919D1
DE69728919D1 DE69728919T DE69728919T DE69728919D1 DE 69728919 D1 DE69728919 D1 DE 69728919D1 DE 69728919 T DE69728919 T DE 69728919T DE 69728919 T DE69728919 T DE 69728919T DE 69728919 D1 DE69728919 D1 DE 69728919D1
Authority
DE
Germany
Prior art keywords
circuit board
semiconductor device
semiconductor
board
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69728919T
Other languages
English (en)
Other versions
DE69728919T2 (de
Inventor
Akira Tanaka
Tadao Kushima
Hideo Shimizu
Sensuke Okada
Yoshihiko Koike
Kazuji Yamada
Ryuichi Saito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Application granted granted Critical
Publication of DE69728919D1 publication Critical patent/DE69728919D1/de
Publication of DE69728919T2 publication Critical patent/DE69728919T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0271Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09145Edge details
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09654Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/098Special shape of the cross-section of conductors, e.g. very thick plated conductors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0058Laminating printed circuit boards onto other substrates, e.g. metallic substrates
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/38Improvement of the adhesion between the insulating substrate and the metal

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Materials Engineering (AREA)
  • Structure Of Printed Boards (AREA)
DE69728919T 1996-02-07 1997-01-30 Schaltungsplatine und Halbleiterbauteil mit dieser Expired - Fee Related DE69728919T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2089796 1996-02-07
JP2089796 1996-02-07

Publications (2)

Publication Number Publication Date
DE69728919D1 true DE69728919D1 (de) 2004-06-09
DE69728919T2 DE69728919T2 (de) 2005-04-14

Family

ID=12040026

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69728919T Expired - Fee Related DE69728919T2 (de) 1996-02-07 1997-01-30 Schaltungsplatine und Halbleiterbauteil mit dieser

Country Status (2)

Country Link
EP (1) EP0789397B1 (de)
DE (1) DE69728919T2 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3845925B2 (ja) * 1996-02-05 2006-11-15 住友電気工業株式会社 窒化アルミニウム基材を用いた半導体装置用部材及びその製造方法
JP3512977B2 (ja) * 1996-08-27 2004-03-31 同和鉱業株式会社 高信頼性半導体用基板
EP0935286A4 (de) * 1997-05-26 2008-04-09 Sumitomo Electric Industries Kupfer-schaltungsverbindungssubstrat und seine herstellung
CA2255441C (en) 1997-12-08 2003-08-05 Hiroki Sekiya Package for semiconductor power device and method for assembling the same
DE10158185B4 (de) * 2000-12-20 2005-08-11 Semikron Elektronik Gmbh Leistungshalbleitermodul mit hoher Isolationsfestigkeit
JP4811756B2 (ja) * 2001-09-28 2011-11-09 Dowaメタルテック株式会社 金属−セラミックス接合回路基板の製造方法
JP4057407B2 (ja) * 2002-12-12 2008-03-05 三菱電機株式会社 半導体パワーモジュール
DE10352670A1 (de) * 2003-11-11 2005-06-16 eupec Europäische Gesellschaft für Leistungshalbleiter mbH Elektrisches Bauelement
DE102004055511B3 (de) * 2004-11-17 2006-02-09 Danfoss Silicon Power Gmbh Verfahren zum Herstellen eines Leistungshalbleitermoduls
US7776426B2 (en) 2005-03-04 2010-08-17 Dowa Metaltech Co., Ltd. Ceramic circuit substrate and manufacturing method thereof
JP4722514B2 (ja) * 2005-03-16 2011-07-13 三菱電機株式会社 半導体装置および該半導体装置用絶縁基板
JP5168866B2 (ja) 2006-09-28 2013-03-27 三菱電機株式会社 パワー半導体モジュール
JP5261982B2 (ja) * 2007-05-18 2013-08-14 富士電機株式会社 半導体装置及び半導体装置の製造方法
JP4867793B2 (ja) 2007-05-25 2012-02-01 株式会社豊田自動織機 半導体装置
DE102013104739B4 (de) * 2013-03-14 2022-10-27 Rogers Germany Gmbh Metall-Keramik-Substrate sowie Verfahren zum Herstellen eines Metall-Keramik-Substrates
CN103594505A (zh) * 2013-11-21 2014-02-19 西安永电电气有限责任公司 一种局部放电减弱的高压igbt模块及其制造方法
CN107004653B (zh) 2015-01-26 2019-03-22 三菱电机株式会社 半导体装置以及半导体装置的制造方法
DE102018104521B4 (de) * 2018-02-28 2022-11-17 Rogers Germany Gmbh Metall-Keramik-Substrate

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3165502D1 (en) 1980-04-21 1984-09-20 Bbc Brown Boveri & Cie Multi-layered-solder and method of producing such solder
DE3036128C2 (de) * 1980-09-25 1983-08-18 Brown, Boveri & Cie Ag, 6800 Mannheim Verfahren zum direkten Verbinden von Kupferfolien mit Oxidkeramiksubstraten
JPH0697671B2 (ja) 1984-02-24 1994-11-30 株式会社東芝 パワー半導体モジユール基板の製造方法
DE4031814A1 (de) * 1990-10-08 1992-04-09 Bosch Gmbh Robert Leistungshalbleiter-verpackung mit einem integrierten leistungshalbleiter
JPH05152461A (ja) 1991-11-26 1993-06-18 Toshiba Corp セラミツクス回路基板
US5906310A (en) * 1994-11-10 1999-05-25 Vlt Corporation Packaging electrical circuits
EP0766307B1 (de) * 1995-03-20 2007-08-08 Kabushiki Kaisha Toshiba Schaltungssubstrat aus siliziumnitrid

Also Published As

Publication number Publication date
EP0789397A2 (de) 1997-08-13
EP0789397B1 (de) 2004-05-06
DE69728919T2 (de) 2005-04-14
EP0789397A3 (de) 1998-05-13

Similar Documents

Publication Publication Date Title
DE69830883D1 (de) Halbleiterbauelement und mit diesem Bauelement bestückte Leiterplatte
DE69812570D1 (de) Gerät mit Leiterplatte und dessen Zusammenbauverfahren
DE69832359D1 (de) Halbleitervorrichtung -anordnung und -schaltungen
DE69118952D1 (de) Halbleitervorrichtung mit integrierter Halbleiterschaltung und Betriebsverfahren dafür
DE69728919D1 (de) Schaltungsplatine und Halbleiterbauteil mit dieser
DE69521964D1 (de) Schaltungsvorrichtung
DE69730629D1 (de) Leiterplatte und Elektronikkomponente
DE69502546D1 (de) Schalteinrichtung und mit der Schalteinrichtung ausgestattete elektronische Geräte
DE69621420D1 (de) Halbleiteranordnung mit Modusregistersteuerschaltung
DE69637215D1 (de) Integrierte Hochspannungsschaltung und Pegelverschiebungseinheit
DE69809623D1 (de) Logische MOS-Schaltung und Halbleitervorrichtung
DE69712138D1 (de) Integrierte Schaltung mit Feldeffekttransistoren
DE69636930D1 (de) Schaltungsplatte und Schaltungsplattenanordnung
DE69227885D1 (de) Integrierte Schaltung und elektronisches Gerät
DE69732469D1 (de) Pegelumsetzer und Halbleitervorrichtung
FI972187A0 (fi) Kytkentäjärjestely päätepiirissä
DE69909524D1 (de) Schaltung mit gemischten Signalen und Geräte von integrierten Schaltungen
DE69412360D1 (de) Energieleitungsverbindungsschaltung und entsprechender Schalter mit integrierter Schaltung
DE59410347D1 (de) Integrierte Schaltungsanordnung mit Leistungsbauelement und Niederspannungsbauelementen
SG65738A1 (en) Semiconductor device and electronic device having the same
DE69720566D1 (de) Einschalt-Rücksetzschaltung und integrierte Schaltung mit solcher Rücksetzschaltung
DE69738366D1 (de) Pull-Up-Schaltung und damit ausgerüstete Halbleitervorrichtung
DE69823574D1 (de) Halbleitervorrichtung, Leiterplatte und deren Kombination
DE69027626D1 (de) Flaches und faltbares elektrisches Gerät
DE69735980D1 (de) Halbleiteranordnung in Halbleiter-Schaltungsstruktur

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee