KR940004963A - 최대치회로 - Google Patents

최대치회로 Download PDF

Info

Publication number
KR940004963A
KR940004963A KR1019930016679A KR930016679A KR940004963A KR 940004963 A KR940004963 A KR 940004963A KR 1019930016679 A KR1019930016679 A KR 1019930016679A KR 930016679 A KR930016679 A KR 930016679A KR 940004963 A KR940004963 A KR 940004963A
Authority
KR
South Korea
Prior art keywords
maximum value
nmos
value circuit
connects
source
Prior art date
Application number
KR1019930016679A
Other languages
English (en)
Inventor
코쿠료오 쥬
수나오 타카토리
마코토 야마모토
Original Assignee
수나오 타카토리
카부시키가이샤 요오잔
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 수나오 타카토리, 카부시키가이샤 요오잔 filed Critical 수나오 타카토리
Publication of KR940004963A publication Critical patent/KR940004963A/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
    • H03K17/693—Switching arrangements with several input- or output-terminals, e.g. multiplexers, distributors
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/0038—Circuits for comparing several input signals and for indicating the result of this comparison, e.g. equal, different, greater, smaller (comparing pulses or pulse trains according to amplitude)

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

본 발명은 소형이고 또한 고속인 최대치회로를 제공하는 것을 목적으로 한다.
본 발명의 최대치회로는, 복수의 nMOS의 드레인을 전원에 접속함과 아울러, 소오스를 고저항 통해 접지하고, 각 nMOS의 게이트에 입력전압을 접속하며, 각 nMOS의 소오스에 출력단자를 접속한다.

Description

최대치회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 관한 최대치회로의 1실시예를 나타내는 회로도.

Claims (1)

  1. 복수의 nMOS (T1)(T2)(T3)의 드케인을 전원 (Vcc)에 접속함과 아울러, 소오스를 고정항(R)을 통해 접지하고, 각 nMOS(T1)(T2)(T7)의 게이트에 입력전압(x) (y) (z)을 접속하며, 각 nMOS (T1)(T2)(T3)외 소오스에 출력단자를 접속하고 있는 최대치회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019930016679A 1992-08-26 1993-08-26 최대치회로 KR940004963A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP4252048A JPH0676090A (ja) 1992-08-26 1992-08-26 最大値回路
JP92-252048 1992-08-26

Publications (1)

Publication Number Publication Date
KR940004963A true KR940004963A (ko) 1994-03-16

Family

ID=17231848

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930016679A KR940004963A (ko) 1992-08-26 1993-08-26 최대치회로

Country Status (4)

Country Link
US (1) US5467030A (ko)
EP (1) EP0584402A1 (ko)
JP (1) JPH0676090A (ko)
KR (1) KR940004963A (ko)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996010753A1 (en) * 1994-09-30 1996-04-11 Philips Electronics N.V. Extreme level circuit
FR2728744B1 (fr) * 1994-12-21 1997-03-14 Sgs Thomson Microelectronics Circuit de fourniture de tension extremum
FR2728745B1 (fr) * 1995-06-09 1997-03-21 Sgs Thomson Microelectronics Circuit de fourniture de tension extremum

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5644218A (en) * 1979-09-20 1981-04-23 Nec Corp Electronic circuit using field effect transistor
JPS60173924A (ja) * 1984-02-20 1985-09-07 Toshiba Corp 論理回路
US4613772A (en) * 1984-04-11 1986-09-23 Harris Corporation Current compensation for logic gates
JPS6234416A (ja) * 1985-08-07 1987-02-14 Victor Co Of Japan Ltd 信号選択回路
JPS6234417A (ja) * 1985-08-07 1987-02-14 Victor Co Of Japan Ltd 信号選択回路
JPH01265718A (ja) * 1988-04-18 1989-10-23 Toshiba Corp シュミットトリガ回路
US4896059A (en) * 1988-07-26 1990-01-23 Microelectronics Center Of North Carolina Circuit to perform variable threshold logic
JPH02221870A (ja) * 1989-02-22 1990-09-04 Toshiba Corp 最大値検出回路及び最小値検出回路
JPH03291571A (ja) * 1990-04-09 1991-12-20 Toshiba Corp 最大値出力回路及び最小値出力回路
JP3178716B2 (ja) * 1990-09-04 2001-06-25 キヤノン株式会社 最大値出力回路及び最小値出力回路並びに最大値最小値出力回路

Also Published As

Publication number Publication date
JPH0676090A (ja) 1994-03-18
US5467030A (en) 1995-11-14
EP0584402A1 (en) 1994-03-02

Similar Documents

Publication Publication Date Title
KR970051145A (ko) 전위 발생회로
KR980004941A (ko) 출력 전위 공급 회로
KR950007292A (ko) 저소비 전류로 동작하는 파워-온 신호 발생 회로
KR930003556A (ko) 점진적 턴-온 특성의 cmos 구동기
KR880001108A (ko) Cmos 입력회로
KR930018850A (ko) 출력 버퍼장치
KR940008249A (ko) 리셋 신호를 발생시키기 위한 집적 회로
KR970072701A (ko) 정전기 보호회로
KR940004963A (ko) 최대치회로
KR940004964A (ko) 최소치회로
KR960039637A (ko) 집적 버퍼회로
KR910010705A (ko) 반도체집적회로
KR930011274A (ko) 입력회로
KR960027331A (ko) 버퍼회로 및 바이어스회로
KR910021022A (ko) 히스테리시스회로
KR960019978A (ko) 펄스 발생기
KR910010860A (ko) 출력회로
KR970078007A (ko) 극성 자동전환 회로
KR940003164A (ko) 연산증폭기
KR940008265A (ko) 전압플로우어회로
KR940008135A (ko) Mos전계효과 트랜지스터
KR920001854A (ko) 출력회로장치
KR900008808A (ko) 전자식 전화기 셋트
KR940004423A (ko) 평균치회로
KR970012732A (ko) 반도체 소자의 지연회로

Legal Events

Date Code Title Description
N231 Notification of change of applicant
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid